EMR-4000
IM02602009E
Name
Description
Logic.LE37.Out inverted
Signal: Negated Latched Output (Q NOT)
Logic.LE37.Gate In1-I
State of the module input: Assignment of the Input Signal
Logic.LE37.Gate In2-I
State of the module input: Assignment of the Input Signal
Logic.LE37.Gate In3-I
State of the module input: Assignment of the Input Signal
Logic.LE37.Gate In4-I
State of the module input: Assignment of the Input Signal
Logic.LE37.Reset Latch-I
State of the module input: Reset Signal for the Latching
Logic.LE38.Gate Out
Signal: Output of the logic gate
Logic.LE38.Timer Out
Signal: Timer Output
Logic.LE38.Out
Signal: Latched Output (Q)
Logic.LE38.Out inverted
Signal: Negated Latched Output (Q NOT)
Logic.LE38.Gate In1-I
State of the module input: Assignment of the Input Signal
Logic.LE38.Gate In2-I
State of the module input: Assignment of the Input Signal
Logic.LE38.Gate In3-I
State of the module input: Assignment of the Input Signal
Logic.LE38.Gate In4-I
State of the module input: Assignment of the Input Signal
Logic.LE38.Reset Latch-I
State of the module input: Reset Signal for the Latching
Logic.LE39.Gate Out
Signal: Output of the logic gate
Logic.LE39.Timer Out
Signal: Timer Output
Logic.LE39.Out
Signal: Latched Output (Q)
Logic.LE39.Out inverted
Signal: Negated Latched Output (Q NOT)
Logic.LE39.Gate In1-I
State of the module input: Assignment of the Input Signal
Logic.LE39.Gate In2-I
State of the module input: Assignment of the Input Signal
Logic.LE39.Gate In3-I
State of the module input: Assignment of the Input Signal
Logic.LE39.Gate In4-I
State of the module input: Assignment of the Input Signal
Logic.LE39.Reset Latch-I
State of the module input: Reset Signal for the Latching
Logic.LE40.Gate Out
Signal: Output of the logic gate
Logic.LE40.Timer Out
Signal: Timer Output
Logic.LE40.Out
Signal: Latched Output (Q)
Logic.LE40.Out inverted
Signal: Negated Latched Output (Q NOT)
Logic.LE40.Gate In1-I
State of the module input: Assignment of the Input Signal
Logic.LE40.Gate In2-I
State of the module input: Assignment of the Input Signal
Logic.LE40.Gate In3-I
State of the module input: Assignment of the Input Signal
Logic.LE40.Gate In4-I
State of the module input: Assignment of the Input Signal
Logic.LE40.Reset Latch-I
State of the module input: Reset Signal for the Latching
Logic.LE41.Gate Out
Signal: Output of the logic gate
Logic.LE41.Timer Out
Signal: Timer Output
Logic.LE41.Out
Signal: Latched Output (Q)
Logic.LE41.Out inverted
Signal: Negated Latched Output (Q NOT)
www.eaton.com
945
Содержание EMR-4000
Страница 61: ...EMR 4000 IM02602009E Ethernet RJ45 Terminal Marking www eaton com 61 1 8 TxD TxD RxD N C N C RxD N C N C...
Страница 423: ...EMR 4000 IM02602009E Name Description Logic LE23 Out inverted Signal Negated Latched Output Q NOT www eaton com 423...
Страница 493: ...EMR 4000 IM02602009E Motor Protection Curves Motor Protection Curve Example 1 www eaton com 493...
Страница 494: ...EMR 4000 IM02602009E Motor Protection Curve Example 2 without RTDs www eaton com 494...
Страница 495: ...EMR 4000 IM02602009E Motor Protection Curve Example 3 with RTDs www eaton com 495...