
DR
AFT
DR
AFT
DRAFT
DR
D
RAFT
DRAFT
DRA
FT DRAF
D
RAFT DRAFT DRAFT DRAFT DRAFT D
DRAFT
D
RAFT DRA
FT DRAFT DRAFT DRAFT DRA
UM10360_0
© NXP B.V. 2009. All rights reserved.
User manual
Rev. 00.06 — 5 June 2009
11 of 808
1.
Memory map and peripheral addressing
The ARM Cortex-M3 processor has a single 4 GB address space. The following table
shows how this space is used on the LPC17xx.
2.
Memory maps
The LPC17xx incorporates several distinct memory regions, shown in the following
figures.
shows the overall map of the entire address space from the user
program viewpoint following reset. The interrupt vector area supports address remapping,
which is described later in this section.
UM10360
Chapter 2: LPC17xx Memory map
Rev. 00.06 — 5 June 2009
User manual
Table 3.
LPC17xx memory usage and details
Address range
General Use
Address range details and description
0x0000 0000 to
0x1FFF FFFF
On-chip non-volatile
memory
0x0000 0000 - 0x0007 FFFF
For devices with 512 kB of flash memory.
0x0000 0000 - 0x0003 FFFF
For devices with 256 kB of flash memory.
0x0000 0000 - 0x0001 FFFF
For devices with 128 kB of flash memory.
0x0000 0000 - 0x0000 FFFF
For devices with 64 kB of flash memory.
0x0000 0000 - 0x0000 7FFF
For devices with 32 kB of flash memory.
On-chip SRAM
0x1000 0000 - 0x1000 7FFF
For devices with 32 kB of local SRAM.
0x1000 0000 - 0x1000 3FFF
For devices with 16 kB of local SRAM.
0x1000 0000 - 0x1000 1FFF
For devices with 8 kB of local SRAM.
Boot ROM
0x1F00 0000 - 0x1FFF 1FFF
8 kB Boot ROM with flash services.
0x2000 0000 to
0x3FFF FFFF
On-chip SRAM
(typically used for
peripheral data)
0x2007 C000 - 0x2007 FFFF
AHB SRAM - bank 0 (16 kB), present on
devices with 32 kB or 64 kB of total SRAM.
0x2008 0000 to 0x2008 3FFF
AHB SRAM - bank 1 (16 kB), present on
devices with 64 kB of total SRAM.
GPIO
0x2009 C000 to 0x2009 FFFF
GPIO.
0x4000 0000 to
0x5FFF FFFF
APB Peripherals
0x4000 0000 to 0x4007 FFFF
APB0 Peripherals, up to 32 peripheral
blocks, 16 kB each.
0x4008 0000 to 0x400F FFFF
APB1 Peripherals, up to 32 peripheral
blocks, 16 kB each.
AHB peripherals
0x5000 0000 to 0x501F FFFF
DMA Controller, Ethernet interface, and
USB interface.
0xE000 0000 to
0xE00F FFFF
Cortex-M3 Private
Peripheral Bus
0xE000 0000 to 0xE00F FFFF
Cortex-M3 related functions, includes the
NVIC and System Tick Timer.