Hakko Electronics Monitouch V Series, Справочное руководство

Страница: 716 / 746

Appendix 2 Process Cycle
A2-1
A2
Pr
oc
es
s C
ycl
e
The screen display speed in communications between the V series and the PLC
depends on the number of parts (mainly the number of memory addresses read
from PLC) placed on the screen.
When displaying more parts in screen data, the display speed gets slower and
switch response may not be quick. In such a case, it is possible to speed up by
differentiating between data to be viewed in real time (high speed) and the
others (low speed). This setting is available at the [Process Cycle] option
included in each item dialog.
Process Cycle
The read timing from the PLC memory can be set.
•
Refresh
- One cycle when the screen is opened
- At the leading edge (OFF
→
ON) of bit 15 (data read refresh) in read
area (n + 1)
•
High speed
- Every cycle
•
Low speed
- Once every several cycles ( Refer to “Blocks” (page A2-2).)
- One cycle when the screen is opened
- At the leading edge (OFF
→
ON) of bit 15 (data read refresh) in read
area (n + 1)
Exceptions
1. Regardless of process cycle setting, all data is read from the memory at the
leading edge (OFF
→
ON) of bit 15 of the read area (n + 1) and when a
screen is opened. With this operation, all screen data is displayed on the
screen.
2. When [Internal] or [Memory Card] is chosen for [Memory], [High Speed] is
automatically applied for the process cycle.
Process Cycle
POWER
F1
F2
F3
F4
F5
F6
F7
SYSTEM
The read area is set in the [Comm. Parameter] dialog.
(Refer to “Chapter 1 System Setting.”)