NEC POWERMATE ES 5200 - SERVICE, Service Manual

Page: 176 / 306

System Board 4-9
System Board Components
Component Function
Winbond 83977 ATF-AW Super I/O
controller Multimode parallel port
Centronics compatible (standard mode)
Enhanced capabilities port (ECP)
Enhanced parallel port (EPP)
Two RS-232C serial ports
Integrated keyboard controller
Supports industry-standard floppy controller
Yamaha YMF740C 3D Audio
controller Provides audio on system board.
Processor and Secondary Cache
The system uses an Intel Celeron, Pentium II, or Pentium III processor. Each
processor is compatible with 8-, 16-, and 32-bit software written for the
Intel386
™
, Intel486
™
, Pentium, and Pentium Pro processors. The processor is
mounted in a cartridge with an attaching heat sink that installs as a unit in the
processor Slot 1 connector on the system board.
Pentium II Processor
The Pentium II processor comes with an internal clock speed of 350 MHz,
400 MHz, or 450 MHz.
The Pentium II processor is an advanced pipelined 32-bit addressing, 64-bit data
processor designed to optimize multitasking operating systems. The 64-bit
registers and data paths support 64-bit addresses and data types.
To use the Pentium processor’s power, the system features an optimized 64-bit
memory interface and 512 KB of secondary write-back cache on the processor.
Celeron Processor
Intel Celeron processors in the PowerMate ES 5200 Series come with an
internal clock speed of 300 MHz, 333 MHz, or 366 MHz. (The system also
supports Celeron processors with a clock speed of 400 MHz or 433 MHz.) The
processor features the Intel P6-microarchitecture.
The Celeron comes in a single edge processor package cartridge, and uses a
242-contact slot connector. The processor technology incorporates 16K level-
one caches for instructions and for data, and has a dedicated 64-bit cache bus.
The L2 cache speed scales with the processor core frequency. The processor has
a pipelined Floating-Point Unit (FPU) to support 32-, 64-, and 80-bit formats.
The processor features parity-protected address/request and response system bus
signals with a retry mechanism.