Motorola MPC860 PowerQUICC, Руководство пользователя

Страница: 337 / 1106

MOTOROLA Chapter 13. External Signals 13-11
Part IV. Hardware Interface
HRESET Low N4 Open-drain Hard ResetÑAsserting this open drain signal puts the
MPC860 in hard reset state.
SRESET Low P2 Open-drain Soft ResetÑAsserting this open drain line puts the MPC860 in
soft reset state.
XTAL Analog
Driving P1 Analog
Output
This output is one of the connections to an external crystal for
the internal oscillator circuitry.
EXTAL Hi-Z N1 Analog Input
(3.3V only)
This line is one of the connections to an external crystal for the
internal oscillator circuitry.
XFC Analog
Driving T2 Analog Input External Filter CapacitanceÑThis input is the connection pin
for an external capacitor Þlter for the PLL circuitry.
CLKOUT Note
2
W3 Output Clock OutÑThis output is the clock system frequency.
EXTCLK Hi-Z N2 Input (3.3V
only)
External ClockÑThis input is the external input clock from an
external source.
TEXP High N3 Output Timer ExpiredÑThis output reßects the status of
PLPRCR[TEXPS].
ALE_A Low K2 Output Address Latch Enable AÑThis output is asserted when
MPC860 initiates an access to a region under the control of
the PCMCIA interface to socket A.
CE1_A High B3 Output Card Enable 1 Slot AÑThis output enables even byte transfers
when accesses to PCMCIA Slot A are handled under the
control of the PCMCIA interface.
CE2_A High A3 Output Card Enable 2 Slot AÑThis output enables odd byte transfers
when accesses to PCMCIA Slot A are handled under the
control of the PCMCIA interface.
WAIT_A Hi-Z R3 Input Wait Slot AÑThis input, if asserted low, causes a delay in the
completion of a transaction on the PCMCIA controlled Slot A.
WAIT_B Hi-Z R4 Input Wait Slot BÑThis input, if asserted low, causes a delay in the
completion of a transaction on the PCMCIA controlled Slot B.
IP_A[0Ð1] Hi-Z T5, T4 Input Input Port A 0Ð1ÑThe MPC860 monitors these inputs that are
reßected in the PIPR and PSCR of the PCMCIA interface.
IP_A2
IOIS16_A Hi-Z U3 Input Input Port A 2ÑThe MPC860 monitors these inputs; its value
and changes are reported in the PIPR and PSCR of the
PCMCIA interface.
I/O Device A is 16 Bits Ports SizeÑThe MPC860 monitors this
input when a transaction under the control of the PCMCIA
interface is initiated to an I/O region in socket A of the PCMCIA
space.
IP_A[3Ð7] Hi-Z W2, U4, U5,
T6, T3
Input Input Port A 3-7ÑThe MPC860 monitors these inputs; their
values and changes are reported in the PIPR and PSCR of the
PCMCIA interface.
Table 13-1. Signal Descriptions (Continued)
Name Reset Number Type Description