125
────────────────────────────────────────────────────
12.3 Interface Outline
────────────────────────────────────────────────────
Event status register 0 (ESR0)
Bit 7
SE
Sampling End
Sampling ended after the end of the sampling count set by
the ":RTC:COUNT" command.
Bit 6
ST
Start Time
Start time is reached.
Bit 5
PE
Printer Error
A printer paper end, head up, or temperature out-of-range
status was issued.
Bit 4
FE
Floppy Error
A floppy disk write error, read error, or disk full status
occurred.
Bit 3
ST
Stop Time
Timer and real time processing finished.
Bit 2
IE
Interval End
Interval finished.
Bit 1
CE
Clamp Error
The clamp was disconnected or connected, or an operation
failure occurred.
Bit 0
Unused
(4) Event status registers 0 (ESR0)
This register is used principally to monitor start and stop processing events.
The following commands are used for reading the event status register 0, and
for setting the event status enable register 0 and for reading it.
Reading event status register 0 *ESR0?
Setting event status enable register 0 *ESE0
Reading event status enable register 0 *ESE0?
Содержание Power HiTester 3193
Страница 1: ...3193 3193 10 Instruction Manual POWER HiTESTER EN Feb 2019 Revised edition 16 3193A981 16 19 02H ...
Страница 2: ......
Страница 50: ...32 3 9 Operations During Power Failure ...
Страница 76: ...58 4 13 Degaussing ...
Страница 80: ...62 5 2 Setting the Frequency Range fa ...
Страница 108: ...90 9 3 Internal Circuit for the External Control and Timing ...
Страница 112: ...94 10 3 Output Rate ...
Страница 250: ...232 13 9 Error and Overflow Displays ...
Страница 278: ...260 17 5 Internal Block Diagram ...
Страница 284: ...266 19 2 Installation Procedures For JIS standard For EIA standard External Dimensions ...
Страница 300: ...282 20 4 Internal Block Diagram of the 3193 ...
Страница 306: ...INDEX 4 Index ...
Страница 307: ......
Страница 308: ......
Страница 309: ......
Страница 310: ......