
. . . . .
E X T E R N A L D M A
Static RAM chip select configuration
www.digiembedded.com
345
DONE signal
The external peripheral can terminate the DMA transfer at any time by
asserting the DONE signal. The peripheral must also deassert the REQ signal
when it asserts the DONE signal.
The DONE signal can be asserted during a transfer but if the peripheral is
configured for burst access, the burst completes. When the DMA control logic
finds a DONE assertion, it closes the current buffer descriptor, asserts a
premature buffer completion status, and pauses until the REQ signal is
reasserted. The DONE cycle must be deasserted no later that four AHB clock
cycles before reasserting the REQ signal.
Special
circumstances
For memory-to-memory DMA transfers that are initiated by software writing a
1 to the channel go (CG) field in the DMA Control register, the DMA control
logic ignores the REQ and DONE signals.
For memory-to-peripheral transfers, the DMA control logic ignores the DONE
signal.
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
S t a t i c R A M c h i p s e l e c t c o n f i g u r a t i o n
The AHB DMA controller accesses an external peripheral using the external memory
bus and one of the static ram chip select signals (
st_cs_n[N]
).
Static ram chip
select
configuration
This table shows how to program the static ram chip select control registers for
access using the AHB DMA controller. Fields not explicitly listed must be left in the
reset state. Fields listed but not defined must be defined by you.
Register name
Field
Value
Comment
Configuration
PB
1
System requirement
PM
User-defined
Set to 1 if it is not necessary for the chip
select signal to toggle for each access.
MW
User-defined
Read Delay
WTRD
User-defined
To determine the read delay:
1
Use this equation to compute the
total delay:
T
a
+ T
b
+ T
c
+ 10.0
7
Divide the total delay by the AHB clock
period
8
Round up any fractional value
Page Read Delay
WTPG
user-defined
For most applications, this is the same value
as the WTRD value.
Содержание NS9215
Страница 1: ...NS9215 Hardware Reference 90000847_C Release date 10 April 2008...
Страница 3: ......
Страница 4: ......
Страница 26: ...26 Hardware Reference NS9215...
Страница 44: ...P I N O U T 26 5 System clock 44 Hardware Reference NS9215 System clock drawing...
Страница 52: ...P I N O U T 26 5 Power and ground 52 Hardware Reference NS9215...
Страница 80: ...I O C O N T ROL M O D U L E Memory Bus Configuration register 80 Hardware Reference NS9215...
Страница 136: ...WOR KI N G W I TH T H E C P U Noncachable instruction fetches 136 Hardware Reference NS9215...
Страница 202: ...S Y S T E M C O N T RO L M OD U L E RTC Module Control register 202 Hardware Reference NS9215...
Страница 260: ...M E MO R Y C O N T ROL L E R StaticMemory Turn Round Delay 0 3 registers 260 Hardware Reference NS9215...
Страница 354: ...E X T E R N A L D M A DMA Peripheral Chip Select register 354 Hardware Reference NS9215...
Страница 362: ...A E S D AT A E N C R Y P T I O N D E C R Y P T I O N M O D U L E CCM mode 362 Hardware Reference NS9215...
Страница 384: ...I O HU B M OD UL E Module Direct Mode TX Data Last FIFO 384 Hardware Reference NS9215 31 March 2008...
Страница 414: ...S E R I A L C ON T RO L M O D U L E U ART UART Modem Status register 414 Hardware Reference NS9215...
Страница 446: ...S E R I A L C ON T RO L M O D U L E S PI SPI timing characteristics 446 Hardware Reference NS9215...
Страница 472: ...R E A L TI M E C L O C K M O D U L E General Status register 472 Hardware Reference NS9215...
Страница 512: ...TI M I NG Clock timing 512 Hardware Reference NS9215...
Страница 514: ...PA CKA GING Processor Dimensions 514 Hardware Reference NS9215 P r o c e s s o r D i m e n s i o n s...
Страница 515: ...PA CKA GING Processor Dimensions www digiembedded com 515...
Страница 516: ...PA CKA GING Processor Dimensions 516 Hardware Reference NS9215...