CMT2380F17
Rev0.1 | 221/347
www.cmostek.com
18.7.4.4 Using S1 Baud Rate Timer as the Baud Rate Generator
The secondary UART (S1) in CMT2380F17 has an independent baud-rate generator. S0 can set URTS
(S0CFG.7) to select the S1BRT as the timer source for UART Mode 1 and Mode 3. See Section “19.7 S1
Baud Rate Generator
for S0” for the details on S0 baud rate select.
18.8
Serial Port 0 Mode 4 (SPI Master)
The Serial Port 0 of CMT2380F17 is embedded an additional Mode 4 to support SPI master engine. The
Mode 4 is selected by SM30, SM00 and SM10. Table 18
–38 shows the serial port mode definition in
MG82F6D17.
Table 18-38. Serial Port 0 Mode Selection
SM30
SM00
SM10
Mode
Description
Baud Rate
0
0
0
0
shift register
SYSCLK/12 or SYSCLK/4
0
0
1
1
8-bit UART
Variable
0
1
0
2
9-bit UART
SYSCLK/64, /32, /16, /8 or
/192, /96, /48, /24
0
1
1
3
9-bit UART
variable
1
0
0
4
SPI Master
SYSCLK/12 or SYSCLK/4
1
0
1
5
Reserved
Reserved
1
1
0
6
Reserved
Reserved
1
1
1
7
Reserved
Reserved
URM0X3 also controls the SPI transfer speed. If URM0X3 = 0, the SPI clock frequency is SYSCLK/12. If
URM0X3 = 1, the SPI clock frequency is SYSCLK/4.
The SPI master in MG82F6D17 uses the TXD0 as SPICLK, RXD0 as MOSI, and S0MI as MISO. nSS is
selected by MCU software on other port pin. Figure 18
–11 shows the SPI connection. It also can support the
configuration for multiple slave communication in Figure 18
–12.
Mode 4
(Master)
SPI
Slave
SnMI
RXDn
TXDn
Port Pin
MISO
MOSI
SPICLK
nSS
MCU Serial Port n
Figure 18-11. Serial Port 0 Mode 4, Single Master and Single Slave configuration (n = 0)
Summary of Contents for CMT2380F17
Page 27: ...CMT2380F17 Rev0 1 27 347 www cmostek com 1 25 Phase Noise...
Page 177: ...CMT2380F17 Rev0 1 177 347 www cmostek com Figure 17 3 PCA Interrupt System...
Page 246: ...CMT2380F17 Rev0 1 246 347 www cmostek com SnMIPS S0MI S1MI 1 P3 3 P4 7...