CMOSTEK CMT2380F17, Manual

Page: 125 / 347

CMT2380F17
Rev0.1 | 125/347
www.cmostek.com

EIE2
：
Extended Interrupt Enable 2 Register
SFR Page = 0~F
SFR Address = 0xA5
Bit 7 6 5 4 3 2 1 0
Name -- -- -- -- -- -- -- ET3
R/W W W W W W W W R/W
Reset Value 0 0 0 0 0 0 0 0
Bit 7~1: Reserved. Software must write “0” on these bits when EIE2 is written.
Bit 0: ET3, Timer 3 interrupt enable register.
0: Disable Timer 3 interrupt.
1: Enable Timer 3 interrupt.

EIP2L
：
Extended Interrupt Priority 2 Low Register
SFR Page = 0~F
SFR Address = 0xA6
Bit
7 6 5 4 3 2 1 0
Name
-- -- -- -- -- -- -- PT3L
R/W
W W W W W W W R/W
Reset Value
0 0 0 0 0 0 0 0
Bit 7~1: Reserved. Software must write “0” on these bits when EIP2L is written.
Bit 0: PT3L, Timer 3 interrupt priority-L register.
。

EIP2H
：
Extended Interrupt Priority 2 High Register
SFR Page = 0~F
SFR Address = 0xA7
Bit 7 6 5 4 3 2 1 0
Name -- -- -- -- -- -- -- PT3H
R/W W W W W W W W R/W
Reset Value 0 0 0 0 0 0 0 0
Bit 7~1: Reserved. Software must write “0” on these bits when EIP2H is written.
Bit 0: PT3H, Timer 3 interrupt priority-H register.

DMACG0
：
DMA ConfiGuration Register 0
SFR Page = 8 only
SFR Address = 0x94
Bit 7 6 5 4 3 2 1 0
Name PDMAH PDMAL CRCW0 -- EXTS10 EXTS00 FAEN0 LOOP0
R/W R/W R/W R/W W R/W R/W R/W R/W
Reset Value 0 0 0 0 0 0 0 0
Bit 7: PDMAH, DMA group interrupt priority-H register.
Bit 6: PDMAL, DMA group interrupt priority-L register.

XICFG
：
External Interrupt Configured Register
SFR Page = 0 only
SFR Address = 0xC1`
Bit 7 6 5 4 3 2 1 0
Name INT1IS[1:0] INT0IS[1:0] -- X2FLT X1FLT X0FLT
R/W R/W R/W R/W R/W W R/W R/W R/W
Reset Value 0 0 0 0 0 0 0 0