Samsung SC32442B54, Руководство пользователя

Страница: 483 / 647

SPI SC32442B RISC MICROPROCESSOR
22-6
SPI SPECIAL REGISTERS
SPI CONTROL REGISTER
Register Address R/W Description Reset Value
SPCON0 0x59000000 R/W SPI channel 0 control register 0x00
SPCON1 0x59000020 R/W SPI channel 1 control register 0x00
SPCONn Bit Description Initial State
SPI Mode Select
(SMOD)
[6:5] Determine how SPTDAT is read/written
00 = polling mode
01 = interrupt mode
10 = DMA mode 11 = reserved
00
SCK Enable
(ENSCK)
[4] Determine whether you want SCK enabled or not (master only).
0 = disable
1 = enable
0
Master/Slave
Select (MSTR)
[3] Determine the desired mode (master or slave).
0 = slave
1 = master
Note:
In slave mode, there should be set up time for master to
initiate Tx/Rx.
0
Clock Polarity
Select (CPOL)
[2] Determine an active high or active low clock.
0 = active high
1 = active low
0
Clock Phase
Select (CPHA)
[1] Select one of the two fundamentally different transfer format
0 = format A
1 = format B
0
Tx Auto Garbage
Data mode enable
(TAGD)
[0] Decide whether the receiving data is required or not.
0 = normal mode
1 = Tx auto garbage data mode
Note:
If you want to receive data, you should this bit to 1.
0