SC32442B RISC MICROPROCESSOR
PRODUCT OVERVIEW
1-23
SIGNAL DESCRIPTIONS
Table 1-3. SC32442B Signal Descriptions (Sheet 1 of 6)
Signal Input/Output
Descriptions
Bus Controller
OM[1:0]
I
OM[1:0] sets SC32442B in the TEST mode, which is used only at fabrication.
Also, it determines the bus width of nGCS0. The pull-up/down resistor
determines the logic level during RESET cycle.
00:Nand-boot
01:16-bit 10:32-bit 11:Test
mode
ADDR[26:0] O
ADDR[26:0] (Address Bus) outputs the memory address of the corresponding
bank .
DATA[31:0] IO
DATA[31:0]
(Data Bus) inputs data during memory read and outputs data during
memory write. The bus width is programmable among 8/16/32-bit.
nGCS[7:0]
O
nGCS[7:0] (General Chip Select) are activated when the address of a memory is
within the address region of each bank. The number of access cycles and the
bank size can be programmed.
nWE
O
nWE (Write Enable) indicates that the current bus cycle is a write cycle.
nOE
O
nOE (Output Enable) indicates that the current bus cycle is a read cycle.
nXBREQ
I
nXBREQ (Bus Hold Request) allows another bus master to request control of
the local bus. BACK active indicates that bus control has been granted.
nXBACK
O
nXBACK (Bus Hold Acknowledge) indicates that the SC32442B has
surrendered control of the local bus to another bus master.
nWAIT
I
nWAIT requests to prolong a current bus cycle. As long as nWAIT is L, the
current bus cycle cannot be completed.
SDRAM/SRAM
nSRAS
O
SDRAM Row Address Strobe
nSCAS
O
SDRAM Column Address Strobe
nSCS[1:0]
O
SDRAM Chip Select
DQM[3:0]
O
SDRAM Data Mask
SCLK[1:0] O
SDRAM
Clock
SCKE
O
SDRAM Clock Enable
nBE[3:0]
O
Upper Byte/Lower Byte Enable(In case of 16-bit SRAM)
nWBE[3:0]
O
Write Byte Enable
NAND Flash
CLE
O
Command Latch Enable
ALE
O
Address Latch Enable
nFCE
O
Nand Flash Chip Enable
nFRE
O
Nand Flash Read Enable
nFWE
O
Nand Flash Write Enable
NCON
I
Nand Flash Configuration
FRnB
I
Nand Flash Ready/Busy
* If NAND flash controller isn’t used, it has
to be pull-up. (VDDMOP)
Содержание SC32442B54
Страница 1: ...SC32442B54 USER S MANUAL Revision 1 0 ...
Страница 43: ...PRODUCT OVERVIEW SC32442B RISC MICROPROCESSOR 1 42 NOTES ...
Страница 59: ...PROGRAMMER S MODEL SC32442B RISC MICROPROCESSOR 2 16 NOTES ...
Страница 123: ...ARM INSTRUCTION SET SC32442B RISC MICROPROCESSOR 3 64 NOTES ...
Страница 167: ...THUMB INSTRUCTION SET SC32442B RISC MICROPROCESSOR 4 44 NOTES ...
Страница 187: ...MEMORY CONTROLLER SC32442B RISC MICROPROCESSOR 5 20 NOTES ...
Страница 250: ...DMA SC32442B RISC MICROPROCESSOR 8 14 NOTES ...
Страница 308: ...PWM TIMER SC32442B RISC MICROPROCESSOR 10 20 NOTES ...
Страница 330: ...UART SC32442B RISC MICROPROCESSOR 11 22 NOTES ...
Страница 417: ...SC32442B RISC MICROPROCESSOR LCD CONTROLLER 15 45 NOTES ...
Страница 427: ...ADC AND TOUCH SCREEN INTERFACE SC32442B RISC MICROPROCESSOR 16 10 NOTES ...
Страница 511: ...BUS PRIORITIES SC32442B RISC MICROPROCESSOR 24 2 NOTES ...
Страница 562: ...K5D2G13ACM D075 Revision 1 0 December 2006 7 MCP MEMORY 2Gb 256Mb x8 NAND Flash Memory A Die ...
Страница 599: ...K5D2G13ACM D075 Revision 1 0 December 2006 44 MCP MEMORY 512Mb 16Mb x32 Mobile SDRAM C Die ...