A-4
04/18/00
123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234
123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234
Appendix A
PI7C7100
3-Port PCI Bridge
ADVANCE INFORMATION
Addr
Data
Byte Enables
B
B
Addr
Data
Byte Enables
Addr
Data
Byte Enables
B
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
P_CLK
P_AD [31:0]
P_CBE [3:0]
P_FRAME_L
P_IRDY_L
P_TRDY_L
P_STOP_L
P_DEVSEL_L
P_IDSEL
S_CLKOUT[0]
S_AD[31:0]
S_CBE[3:0]
S_FRAME_L
S_IRDY_L
S_TRDY_L
S_STOP_L
S_DEVSEL_L
S_GNT_L
S_REQ_L
P_GNT_L
P_REQ_L
Figure 4. Type 1 to Type 0 Configuration Write Transaction ( P --> S )
Addr
Data
Addr
Data
Byte Enables
Byte Enables
B
1
B
Addr
Data
Byte Enables
Figure 5. Upstream Type 1 to Special Cycle Transaction
( S --> P )
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
P_CLK
P_AD [31:0]
P_CBE [3:0]
P_FRAME_L
P_IRDY_L
P_TRDY_L
P_STOP_L
P_DEVSEL_L
S_CLKOUT[0]
S_AD[31:0]
S_CBE[3:0]
S_FRAME_L
S_IRDY_L
S_TRDY_L
S_STOP_L
S_DEVSEL_L
S_GNT_L
S_REQ_L
P_GNT_L
P_REQ_L
23
23