A-12
04/18/00
123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234
123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234
Appendix A
PI7C7100
3-Port PCI Bridge
ADVANCE INFORMATION
Addr
Data
Data Data Data Data Data Data Data Data Data
Data
Data
Data Data Data Data Data Data Data Data
Byte Enables
Byte Enables
7
7
Addr
Figure 20. Downstream Flow-Through Posted Memory Write Transaction (S2/33MHz-->S1/33MHz)
0
1
2
3
4
5
6
7
8
9
10
11
12
13 14
15
16
17
18
19
20
21
22
0
1
2
3
4
5
6
7
8
9
10
11
12
13 14
15
16
17
18
19
20
21
22
S_CLKOUT[0]
S1_AD [31:0]
S1_CBE [3:0]
S1_FRAME_L
S1_IRDY_L
S1_TRDY_L
S1_STOP_L
S1_DEVSEL_L
S_CLKOUT[0]
S2_AD[31:0]
S2_CBE[3:0]
S2_FRAME_L
S2_IRDY_L
S2_TRDY_L
S2_STOP_L
S2_DEVSEL_L
S2_GNT_L
S2_REQ_L
S1_GNT_L
S1_REQ_L
23
24
25
23
24
25
Addr
Data
Data Data Data Data Data Data Data Data Data
Data
Data
Data Data Data Data Data Data Data Data
Byte Enables
Byte Enables
7
7
Addr
Figure 21. Downstream Flow-Through Posted Memory Write Transaction (S1/33MHz-->S2/33MHz)
0
1
2
3
4
5
6
7
8
9
10
11
12
13 14
15
16
17
18
19
20
21
22
0
1
2
3
4
5
6
7
8
9
10
11
12
13 14
15
16
17
18
19
20
21
22
S_CLKOUT[0]
S2_AD [31:0]
S2_CBE [3:0]
S2_FRAME_L
S2_IRDY_L
S2_TRDY_L
S2_STOP_L
S2_DEVSEL_L
S_CLKOUT[0]
S1_AD[31:0]
S1_CBE[3:0]
S1_FRAME_L
S1_IRDY_L
S1_TRDY_L
S1_STOP_L
S1_DEVSEL_L
S1_GNT_L
S1_REQ_L
S2_GNT_L
S2_REQ_L
23
24
25
23
24
25