UM11029
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2017. All rights reserved.
User manual
Rev. 1.0 — 16 June 2017
222 of 515
NXP Semiconductors
UM11029
Chapter 13: LPC84x Pin interrupts/pattern match engine
13.6.5 Pin interrupt active level or falling edge interrupt enable register
For each of the 8 pin interrupts selected in the PINTSELn registers (see
one bit in the IENF register enables the falling edge interrupt or the configures the level
sensitivity depending on the pin interrupt mode configured in the ISEL register:
•
If the pin interrupt mode is edge sensitive (PMODE = 0), the falling edge interrupt is
enabled.
•
If the pin interrupt mode is level sensitive (PMODE = 1), the active level of the level
interrupt (HIGH or LOW) is configured.
13.6.6 Pin interrupt active level or falling edge interrupt set register
For each of the 8 pin interrupts selected in the PINTSELn registers (see
one bit in the SIENF register sets the corresponding bit in the IENF register depending on
the pin interrupt mode configured in the ISEL register:
•
If the pin interrupt mode is edge sensitive (PMODE = 0), the falling edge interrupt is
set.
•
If the pin interrupt mode is level sensitive (PMODE = 1), the HIGH-active interrupt is
selected.
Table 272. Pin interrupt level or rising edge interrupt clear register (CIENR, address 0xA000
400C) bit description
Bit
Symbol
Description
Reset
value
Access
7:0
CENRL
Ones written to this address clear bits in the IENR, thus
disabling the interrupts. Bit n clears bit n in the IENR
register.
0 = No operation.
1 = Disable rising edge or level interrupt.
NA
WO
31:8
-
Reserved.
-
-
Table 273. Pin interrupt active level or falling edge interrupt enable register (IENF, address
0xA000 4010) bit description
Bit
Symbol Description
Reset
value
Access
7:0
ENAF
Enables the falling edge or configures the active level interrupt
for each pin interrupt. Bit n configures the pin interrupt selected
in PINTSELn.
0 = Disable falling edge interrupt or set active interrupt level
LOW.
1 = Enable falling edge interrupt enabled or set active interrupt
level HIGH.
0
R/W
31:8 -
Reserved.
-
-