Rev. 1.0, 09/02, page 482 of 568
21.1.2
Module Stop Control Registers A to C (MSTPCRA to MSTPCRC)
MSTPCR is comprised of three 8-bit readable/writable registers, and performs module stop mode
control. Setting a bit to 1 causes the corresponding module to enter module stop mode. Clearing
the bit to 0 clears the module stop mode.
•
MSTPCRA
Bit
Bit Name
Initial Value
R/W
Module
7 MSTPA7
*
0
R/W
6
MSTPA6
0
R/W
Data transfer controller (DTC)
5
MSTPA5
1
R/W
16-bit timer pulse unit (TPU)
4
MSTPA4
1
R/W
8-bit timer (TMR_0, TMR_1)
3
MSTPA3
1
R/W
Programmable pulse generator (PPG)
2 MSTPA2
*
1
R/W
1 MSTPA1 1
R/W
A/D
converter
0
MSTPA0
1
R/W
8-bit timer (TMR_2, TMR_3)
•
MSTPCRB
Bit
Bit Name
Initial Value
R/W
Module
7
MSTPB7
1
R/W
Serial communication interface 0 (SCI0)
6 MSTPB6
*
1
R/W
5
MSTPB5
1
R/W
Serial communication interface 2 (SCI2)
4 MSTPB4
*
1
R/W
3 MSTPB3
*
1
R/W
2 MSTPB2
*
1
R/W
1 MSTPB1
*
1
R/W
0 MSTPB0
*
1
R/W
Summary of Contents for H8S/2627
Page 22: ...Rev 1 0 09 02 page xx of xxxvi Index 565 ...
Page 30: ...Rev 1 0 09 02 page xxviii of xxxiv ...
Page 36: ...Rev 1 0 09 02 page xxxiv of xxxiv Table 23 9 Flash Memory Characteristics 561 ...
Page 82: ...Rev 1 0 09 02 page 46 of 568 ...
Page 88: ...Rev 1 0 09 02 page 52 of 568 ...
Page 98: ...Rev 1 0 09 02 page 62 of 568 ...
Page 156: ...Rev 1 0 09 02 page 120 of 568 ...
Page 390: ...Rev 1 0 09 02 page 354 of 568 ...
Page 480: ...Rev 1 0 09 02 page 444 of 568 ...
Page 512: ...Rev 1 0 09 02 page 476 of 568 ...
Page 528: ...Rev 1 0 09 02 page 492 of 568 ...
Page 580: ...Rev 1 0 09 02 page 544 of 568 ...