Rev. 1.0, 09/02, page 421 of 568
When the RDRF bit has been set to 1 at the 8th rising edge of the transfer clock, the ORER bit in
SSSR is set to 1. This indicates that an overrun error (OEI) has occurred. At this time, data
reception is stopped. While the ORER bit in SSSR is set to 1, reception is not performed. To
resume the reception, clear the ORER bit to 0.
Summary of Contents for H8S/2627
Page 22: ...Rev 1 0 09 02 page xx of xxxvi Index 565 ...
Page 30: ...Rev 1 0 09 02 page xxviii of xxxiv ...
Page 36: ...Rev 1 0 09 02 page xxxiv of xxxiv Table 23 9 Flash Memory Characteristics 561 ...
Page 82: ...Rev 1 0 09 02 page 46 of 568 ...
Page 88: ...Rev 1 0 09 02 page 52 of 568 ...
Page 98: ...Rev 1 0 09 02 page 62 of 568 ...
Page 156: ...Rev 1 0 09 02 page 120 of 568 ...
Page 390: ...Rev 1 0 09 02 page 354 of 568 ...
Page 480: ...Rev 1 0 09 02 page 444 of 568 ...
Page 512: ...Rev 1 0 09 02 page 476 of 568 ...
Page 528: ...Rev 1 0 09 02 page 492 of 568 ...
Page 580: ...Rev 1 0 09 02 page 544 of 568 ...