![background image](http://html1.mh-extra.com/html/omron/sysmac-c200h/sysmac-c200h_operation-manual_742423300.webp)
Programming Instructions
Appendix B
292
IR
SR
HR
TR
AR
LR
TC
DM
#
00000 to 23515
23600 to 25507
HR 0000 to 9915
TR 0 to 7
AR 0000 to 2715
LR 0000 to 6315
TC 000 to 511
Read/Wr: DM 0000 to DM 0999
Rd only: DM 1000 to DM 1999
0000 to 9999
or 0000 to FFFF
These footnote tables show the actual ranges of all data areas. Bit numbers are provided (except for DM and TC areas); remove the rightmost two digits for word numbers.
Data Areas
Name
Mnemonic
Operand Data Areas
Function
Symbol
STEP DEFINE
STEP(08)
STEP(08)
B
When used with a control bit (B), defines
the start of a new step and resets the pre-
vious step. When used without B, it defines
the end of step execution.
B:
IR
HR
AR
LR
STEP START
SNXT(09)
SNXT(09) B
Used with a control bit (B) to indicate the
end of the step, reset the step, and start the
next step which has been defined with the
same control bit.
B:
IR
HR
AR
LR
SHIFT REGISTER
SFT(10)
I
P
R
SFT(10)
St
E
Creates a bit shift register for data from the
starting word (St) through to the ending
word (E). I: input bit; P: shift pulse; R: reset
input. St must be less than or equal to E. St
and E must be in the same data area.
E
St
15
15
00
IN
00
St/E:
IR
HR
AR
LR
KEEP
KEEP(11)
S
KEEP(11)
B
R
Defines a bit (B) as a latch, controlled by
the set (S) and reset (R) inputs.
B:
IR
HR
AR
LR
REVERSIBLE
COUNTER
CNTR (12)
II
DI
R
N
SV
CNTR(12)
Increases or decreases the PV by one
whenever the increment input (II) or decre-
ment input (DI) signals, respectively, go
from OFF to ON. SV: 0 to 9999; R: reset
input. Each TC bit can be used for one tim-
er/counter only. The TC bit is entered as a
constant.
N:
TC
SV:
IR
SR
HR
AR
LR
DM
#
DIFFERENTIATE UP
DIFU(13)
DIFFERENTIATE
DOWN
DIFD(14)
DIFU(13)
DIFD(14)
B
B
DIFU(13) turns ON the designated bit (B)
for one cycle on reception of the leading
(rising) edge of the input signal; DIFD(14)
turns ON the bit for one cycle on reception
of the trailing (falling) edge.
B:
IR
HR
AR
LR
HIGH-SPEED TIMER
TIMH(15)
TIMH(15) N
SV
A high-speed, ON-delay (decrementing)
timer. SV: 00.02 to 99.99 s. Each TC bit can
be assigned to only one timer or counter.
The TC bit is entered as a constant.
N:
TC
SV:
IR
SR
HR
AR
LR
HR
#
Содержание SYSMAC C200H
Страница 1: ...OPERATION MANUAL C200H CPU01 E 03 E 11 E SYSMAC Programmable Controllers Cat No W130 E1 05 ...
Страница 2: ...C200H Programmable Controllers CPU01 E 03 E 11 E Operation Manual Revised June 2003 ...
Страница 3: ...iv ...
Страница 5: ...vi ...
Страница 8: ...TABLE OF CONTENTS ix Glossary 345 Index 363 Revision History 369 ...
Страница 342: ...336 Programmer Program Date Page Word Contents Notes Word Contents Notes Data Storage ...
Страница 374: ...Cat No W130 E1 05 C200H Programmable Controllers CPU01 E 03 E 11 E OPERATION MANUAL ...