![background image](http://html1.mh-extra.com/html/nec/v850e-dx3/v850e-dx3_preliminary-users-manual_4115960268.webp)
268
Chapter 7
Bus and Memory Control (BCU, MEMC)
Preliminary User’s Manual U17566EE1V2UM00
Table 7-14
Initialization of the µPD70F3427 CSCn registers
Bits
Set to value
Comment
CSC0.CS0[3:0]
xx00
B
Set CSC0.CS0[3:2] as required to assign CS0
to bank 2 to 3 to external memory
040 0000
H
- 07F FFFF
H
.
Caution:
CSC0.CS0[1:0] must be changed
to 00
B
(default value is 01
B
).
CSC0.CS1[3:0]
xxx0
B
Set CSC0.CS1[3:1] as required to assign CS1
to bank 2 to 5 to external memory
040 0000
H
- 0FF FFFF
H
.
Caution:
CSC0.CS10 must be changed to 0
(default value is 1).
CSC0.CS2[3:0]
1100
B
CSC0.CS2[3:0] must be left with their default
value 1100
B
.
CSC0.CS3[3:0]
xxx0
B
Set CSC0.CS3[3:1] as required to assign CS3
to bank 4 to 7 to external memory
080 0000
H
- 1FF FFFF
H
.
CSC0.CS30 must be left with its default value
0.
CSC1.CS4[3:0]
xxx0
B
Set CSC1.CS4[3:1] as required to assign CS4
to bank 8 to 11 to external memory
200 0000
H
- 37F FFFF
H
.
CSC0.CS40 must be left with its default value
0.
CSC0.CS5[3:0]
1100
B
CSC0.CS5[3:0] must be left with their default
value 1100
B
.
CSC1.CS6[3:0]
0001
B
CSC0.CS6[3:0] must be left with their default
value 0001
B
.
CSC1.CS7[3:0]
0001
B
CSC0.CS7[3:0] must be left with their default
value 0001
B
.
electronic components distributor