![Winbond W83627DHG Manual Download Page 24](http://html1.mh-extra.com/html/winbond/w83627dhg/w83627dhg_manual_984492024.webp)
W83627DHG
Publication Release Date: Aug, 22, 2007
-12- Version
1.4
5.4 Serial Port & Infrared Port Interface
SYMBOL PIN I/O
DESCRIPTION
RIA# IN
t
Ring Indicator. An active-low signal indicates that a ring signal is
being received from the modem or the data set.
GP60
57
I/OD
12t
General-purpose I/O port 6 bit 0.
DCDA# INt
Data Carrier Detection. An active-low signal indicates the modem
or data set has detected a data carrier.
GP61
56
I/OD
12t
General-purpose I/O port 6 bit 1.
SOUTA O
8
UART A Serial Output. This pin is used to transmit serial data out
to the communication link.
PENKBC IN
t
During power on reset, this pin is pulled down internally and is
defined as PENKBC, and the power-on values are shown at
CR24 bit 2. The PCB layout should reserve space for a 1-k
Ω
resistor to pull down this pin to ensure the disabling of KBC, and a
1-k
Ω
resistor is recommended to pull the pin up If wish to enable
KBC.
GP62
54
I/O
8
General-purpose I/O port 6 bit 2.
SINA IN
t
Serial Input. This pin is used to receive serial data through the
communication link.
GP63
53
I/OD
12t
General-purpose I/O port 6 bit 3.
DTRA# O
8
UART A Data Terminal Ready. An active-low signal informs the
modem or data set that the controller is ready to communicate.
PENROM IN
t
During power-on reset, this pin is pulled down internally and is
defined as PENROM disabled, and the power-on values are
shown at CR24 bit 1 (ENROM). The PCB layout should reserve
space for a 1-k
Ω
resistor to pull down this pin to ensure the
disabling of SPI interface, and a 1-k
Ω
resistor is recommended to
pull the pin up if wish to enable ROM.
GP64
52
I/O
8
General-purpose I/O port 6 bit 4.
RTSA# O
8
UART A Request To Send. An active-low signal informs the
modem or data set that the controller is ready to send data.
HEFRAS IN
t
During power-on reset, this pin is pulled down internally and is
defined as HEFRAS, which provides the power-on value for CR26
bit 6 (HEFRAS). The PCB layout should reserve space for a 1-k
Ω
resistor to pull down this pin so as to ensure the selection of I/O
port’s configuration address to 2EH, and a 1-k
Ω
resistor is
recommended to pull it up if 4EH is selected as I/O port
′
s
configuration address.
GP65
51
I/O
8
General-purpose I/O port 6 bit 5.
DSRA#
IN
t
Data Set Ready. An active-low signal indicates the modem or
data set is ready to establish a communication link and transfer
data to the UART.
GP66
50
I/OD
12t
General-purpose I/O port 6 bit 6.
Summary of Contents for W83627DHG
Page 2: ......