W83627DHG
Publication Release Date: Aug, 22, 2007
-130- Version
1.4
1
2
3
4
5
6
7
0
DRATE0
DRATE1
PRECOMP0
PRECOMP1
PRECOMP2
POWER DOWN
S/W RESET
0
S/W RESET (Bit 7):
This bit is the software reset bit.
POWER-DOWN (Bit 6):
0 FDC in normal mode
1 FDC in power-down mode
PRECOMP2 PRECOMP1 PRECOMP0 (Bit 4, 3, 2):
These three bits select the value of write precompensation. The following tables show the
precompensation values for every combination of these bits.
PRECOMP
PRECOMPENSATION DELAY
2 1 0
250K - 1 Mbps
2 Mbps Tape drive
0 0 0
Default Delays
Default Delays
0 0 1
41.67 ns
20.8 ns
0 1 0
83.34 ns
41.17 ns
0 1 1
125.00 ns
62.5ns
1 0 0
166.67 ns
83.3 ns
1 0 1
208.33 ns
104.2 ns
1 1 0
250.00 ns
125.00 ns
1 1 1
0.00 ns (disabled)
0.00 ns (disabled)
DATA RATE
DEFAULT PRECOMPENSATION DELAYS
250 KB/S
125 ns
300 KB/S
125 ns
500 KB/S
125 ns
1 MB/S
41.67ns
2 MB/S
20.8 ns
Summary of Contents for W83627DHG
Page 2: ......
