![background image](http://html1.mh-extra.com/html/texas-instruments/tms320c28x/tms320c28x_reference-manual_1097071375.webp)
MOVS T,loc16
6-218
MOVS T,loc16
Load T and Subtract P From the Accumulator
SYNTAX OPTIONS
OPCODE
OBJMODE
RPT
CYC
MOVS, T,loc16
0001 0001 LLLL LLLL
X
Y
N+1
Operands
T
Upper 16 bits of the multiplicand register (XT)
loc16
Addressing mode (see Chapter 5)
Description
Load the T register with the 16-bit content of the location pointed to by the
“loc16” addressing mode. Also, the content of the P register, shifted by the
amount specified by the product shift mode (PM) bits, is subtracted from the
content of the ACC register:
T = [loc16];
ACC = ACC − P << PM;
Flags and
Modes
N
After the operation, if bit 31 of the ACC register is 1, then the N bit is set;
otherwise, N is cleared.
Z
After the operation, if the value of ACC is zero, then the Z bit is set; otherwise
Z is cleared.
C
If the subtraction generates a borrow, the C bit is cleared; otherwise, C is set.
V
If an overflow occurs, V is set; otherwise V is not affected
OVC
If overflow mode is disabled; and if the operation generates a positive
overflow, then the counter is incremented. If overflow mode is disabled; and if
the operation generates a negative overflow, then the counter is
decremented.
OVM
If overflow mode bit is set; then the ACC value will saturate maximum
positive (0x7FFFFFFF) or maximum negative (0x80000000) if the operation
overflows.
PM
The value in the PM bits sets the shift mode for the output operation from the
product register. If the product shift value is positive (logical left shift
operation), then the low bits are zero filled. If the product shift value is
negative (arithmetic right shift operation), the upper bits are sign extended.
Repeat
This instruction is repeatable. If the operation follows a RPT instruction, then
it will be executed N+1 times. The state of the Z, N, C and OVC flags will
reflect the final result. The V flag will be set if an intermediate overflow
occurs.
Summary of Contents for TMS320C28x
Page 30: ...1 12...
Page 80: ...This page intentionally left blank 2 50 This page intentionally left blank...
Page 269: ...IN loc16 PA 6 112 MOV AL 0 AL 0 UOUT IORegC AL IOspace IORegC AL 10...
Page 308: ...MAXCUL P loc32 6 151 Saturate MOVL Var64 2 ACC Store result into Var64 MOVL Var64 P...
Page 509: ...SUBL ACC P PM 6 352 SUBL ACC P PM ACC S B 11 M X 4 MOVH Y ACC 5 Store Q15 result into Y...
Page 585: ...This page intentionally left blank 7 32 This page intentionally left blank...