![background image](http://html1.mh-extra.com/html/texas-instruments/tms320c28x/tms320c28x_reference-manual_1097071090.webp)
Maskable Interrupts: INT1
−
INT14, DLOGINT, and RTOSINT
3-10
As with the IER, you can read the DBGIER to identify enabled or disabled inter-
rupts and write to the DBGIER to enable or disable interrupts. To enable an
interrupt, set its corresponding bit to 1. To disable an interrupt, set its corre-
sponding bit to 0. Use the PUSH DBGIER instruction to read from the DBGIER
and the POP DBGIER instruction to write to the DBGIER. At reset, all the
DBGIER bits are set to 0.
Figure 3
−
3. Debug Interrupt Enable Register (DBGIER)
ÁÁ
ÁÁ
ÁÁÁÁÁ
ÁÁÁÁÁ
15
ÁÁÁÁÁ
ÁÁÁÁÁ
14
ÁÁÁÁ
ÁÁÁÁ
13
ÁÁÁÁ
ÁÁÁÁ
12
ÁÁÁÁÁ
ÁÁÁÁÁ
11
ÁÁÁÁ
ÁÁÁÁ
10
ÁÁÁÁ
ÁÁÁÁ
9
ÁÁÁÁÁ
ÁÁÁÁÁ
8
Á
Á
ÁÁ
ÁÁ
ÁÁ
RTOSINT
ÁÁÁÁÁ
ÁÁÁÁÁ
ÁÁÁÁÁ
DLOGINT
ÁÁÁÁ
ÁÁÁÁ
ÁÁÁÁ
INT14
ÁÁÁÁ
ÁÁÁÁ
ÁÁÁÁ
INT13
ÁÁÁÁÁ
ÁÁÁÁÁ
ÁÁÁÁÁ
INT12
ÁÁÁÁ
ÁÁÁÁ
ÁÁÁÁ
INT11
ÁÁÁÁ
ÁÁÁÁ
ÁÁÁÁ
INT10
ÁÁÁÁÁ
ÁÁÁÁÁ
ÁÁÁÁÁ
INT9
Á
Á
Á
ÁÁ
ÁÁ
ÁÁÁÁÁ
ÁÁÁÁÁ
R/W
−
0
ÁÁÁÁÁ
ÁÁÁÁÁ
R/W
−
0
ÁÁÁÁ
ÁÁÁÁ
R/W
−
0
ÁÁÁÁ
ÁÁÁÁ
R/W
−
0
ÁÁÁÁÁ
ÁÁÁÁÁ
R/W
−
0
ÁÁÁÁ
ÁÁÁÁ
R/W
−
0
ÁÁÁÁ
ÁÁÁÁ
R/W
−
0
ÁÁÁÁÁ
ÁÁÁÁÁ
R/W
−
0
Á
Á
ÁÁ
ÁÁ
ÁÁÁÁÁ
ÁÁÁÁÁ
7
ÁÁÁÁÁ
ÁÁÁÁÁ
6
ÁÁÁÁ
ÁÁÁÁ
5
ÁÁÁÁ
ÁÁÁÁ
4
ÁÁÁÁÁ
ÁÁÁÁÁ
3
ÁÁÁÁ
ÁÁÁÁ
2
ÁÁÁÁ
ÁÁÁÁ
1
ÁÁÁÁÁ
ÁÁÁÁÁ
0
Á
Á
ÁÁ
ÁÁ
ÁÁÁÁÁ
ÁÁÁÁÁ
INT8
ÁÁÁÁÁ
ÁÁÁÁÁ
INT7
ÁÁÁÁ
ÁÁÁÁ
INT6
ÁÁÁÁ
ÁÁÁÁ
INT5
ÁÁÁÁÁ
ÁÁÁÁÁ
INT4
ÁÁÁÁ
ÁÁÁÁ
INT3
ÁÁÁÁ
ÁÁÁÁ
INT2
ÁÁÁÁÁ
ÁÁÁÁÁ
INT1
Á
Á
ÁÁ
ÁÁ
ÁÁÁÁÁ
ÁÁÁÁÁ
R/W
−
0
ÁÁÁÁÁ
ÁÁÁÁÁ
R/W
−
0
ÁÁÁÁ
ÁÁÁÁ
R/W
−
0
ÁÁÁÁ
ÁÁÁÁ
R/W
−
0
ÁÁÁÁÁ
ÁÁÁÁÁ
R/W
−
0
ÁÁÁÁ
ÁÁÁÁ
R/W
−
0
ÁÁÁÁ
ÁÁÁÁ
R/W
−
0
ÁÁÁÁÁ
ÁÁÁÁÁ
R/W
−
0
Á
Á
ÁÁ
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
Note:
R = Read access; W = Write access; value following dash (
−
) is value after reset.
Á
Bits 15 and 14 of the DBGIER enable or disable the interrupts RTOSINT and
DLOGINT:
RTOSINT
Real-time operating system interrupt debug enable bit
Bit 15
RTOSINT = 0
RTOSINT is disabled.
RTOSINT = 1
RTOSINT is enabled.
DLOGINT
Data log interrupt debug enable bit
Bit 14
DLOGINT = 0
DLOGINT is disabled.
DLOGINT = 1
DLOGINT is enabled.
For bits INT1
−
INT14, the following general description applies:
INTx
Interrupt x debug enable bit (x = 1, 2, 3, ..., or 14)
Bit (x
−
1)
INTx = 0
INTx is disabled.
INTx = 1
INTx is enabled.
Summary of Contents for TMS320C28x
Page 30: ...1 12...
Page 80: ...This page intentionally left blank 2 50 This page intentionally left blank...
Page 269: ...IN loc16 PA 6 112 MOV AL 0 AL 0 UOUT IORegC AL IOspace IORegC AL 10...
Page 308: ...MAXCUL P loc32 6 151 Saturate MOVL Var64 2 ACC Store result into Var64 MOVL Var64 P...
Page 509: ...SUBL ACC P PM 6 352 SUBL ACC P PM ACC S B 11 M X 4 MOVH Y ACC 5 Store Q15 result into Y...
Page 585: ...This page intentionally left blank 7 32 This page intentionally left blank...