NXP Semiconductors
FXTH87E
FXTH87E, Family of Tire Pressure Monitor Sensors
FXTH87ERM
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2019. All rights reserved.
Reference manual
Rev. 5.0 — 4 February 2019
49 / 183
Table 46. SPMSC2 register field descriptions
Field
Description
7:5
Reserved
Reserved Bits — These bits are reserved should not be altered by the user. Any read returns a logical zero.
4
Power Down Flag — This read-only status bit indicates the MCU has recovered from STOP1 mode.
0 MCU has not recovered from STOP1 mode
1 MCU recovered from STOP1 mode
3
Reserved
Reserved Bit — This bit is reserved should not be altered by the user. Any read returns a logical zero.
2
PPDACK
Partial Power Down Acknowledge — Writing a logic 1 to PPDACK clears the PDF bit.
1
PDC
Power Down Control — The PDC bit controls entry into the power down (STOP1) mode
0 Power down mode are disabled
1 Power down mode are enabled
0
Reserved
Reserved Bit — This bit is reserved should not be altered by the user. Any read returns a logical zero. Any
write should be a logical zero.
7.11.6 System Power Management Status and Control 3 Register (SPMSC3)
Table 47. System power management status and control 3 register (SPMSC3) (address $180C)
Bit
7
6
5
4
3
2
1
0
R
LVWF
0
0
0
0
0
W
LVWACK
LVDV
LVWV
Power-
on reset
0
[1]
0
0
0
0
0
0
0
LVD reset
0
[1]
0
U
U
0
0
0
0
Any other
reset
0
[1]
0
U
U
0
0
0
0
= Reserved
U = Unaffected by reset
[1]
LVWF will be set in the case when V
Supply
transitions below the trip point or after reset and V
Supply
is already below V
LVW
.
Table 48. SPMSC3 register field descriptions
Field
Description
7
LVWF
Low-Voltage Warning Flag — The LVWF bit indicates the low voltage warning status.
0 Low-voltage warning not present
1 Low-voltage warning is present or was present
6
LVWACK
Low-Voltage Warning Acknowledge — The LVWF bit indicates the low voltage warning status.
Writing a logic 1 to LVWACK clears LVWF to a logic 0 if a low voltage warning is not present.
5
LVDV
Low-Voltage Detect Voltage Select — The LVDV bit selects the LVD trip point voltage (V
LVD
).
0 Low-trip point selected (V
LVD
= V
LVDL
)
1 High-trip point selected (V
LVD
= V
LVDH
)
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
