NXP Semiconductors
FXTH87E
FXTH87E, Family of Tire Pressure Monitor Sensors
FXTH87ERM
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2019. All rights reserved.
Reference manual
Rev. 5.0 — 4 February 2019
180 / 183
Contents
1
About this document ..........................................1
1.1
Purpose ..............................................................1
1.2
Audience ............................................................1
1.3
Related documentation ......................................1
2
Product profile .................................................... 1
2.1
General description ............................................1
2.2
Features and benefits ........................................1
2.3
Configuration options .........................................2
2.4
Part number definition ....................................... 3
2.5
Part marking definition .......................................3
3
General Information ............................................4
3.1
Overall block diagram ........................................4
3.2
Multi-chip interface .............................................5
3.3
System clock distribution ................................... 5
3.4
Reference documents ........................................6
4
Pinning information ............................................ 6
4.1
Pinning ...............................................................6
4.2
Pin description ................................................... 7
4.3
Recommended application ................................ 7
4.4
Signal properties ................................................8
4.4.1
VDD and VSS pins ............................................9
4.4.2
AVDD and AVSS pins ....................................... 9
4.4.3
VREG pin ...........................................................9
4.4.4
RVSS pin ...........................................................9
4.4.5
RF pin ................................................................9
4.4.6
XO, XI pins ...................................................... 10
4.4.7
LF[A:B] pins ..................................................... 10
4.4.8
PTA[1:0] pins ................................................... 10
4.4.9
PTA[3:2] pins ................................................... 10
4.4.10
BKGD/PTA4 pin ...............................................10
4.4.11
RESET pin .......................................................11
4.4.12
PTB[1:0] pins ................................................... 11
5
Modes of operation ...........................................11
5.1
Features ...........................................................11
5.2
RUN mode .......................................................11
5.3
WAIT mode ......................................................12
5.4
ACTIVE BACKGROUND mode ....................... 12
5.5
STOP Modes ................................................... 13
5.5.1
STOP1 Mode ...................................................13
5.5.2
STOP4 LVD enabled in STOP mode ...............13
5.5.3
Active BDM enabled in STOP mode ................14
5.5.4
MCU on-chip peripheral modules in STOP
modes .............................................................. 15
5.5.4.1
I/O pins ............................................................ 15
5.5.4.2
Memory ............................................................15
5.5.4.3
Parameter registers ......................................... 15
5.5.4.4
LFO ..................................................................15
5.5.4.5
FRC ..................................................................15
5.5.4.6
MFO .................................................................15
5.5.4.7
HFO ................................................................. 15
5.5.4.8
PWU .................................................................15
5.5.4.9
ADC10 ............................................................. 15
5.5.4.10 LFR .................................................................. 16
5.5.4.11 Band gap reference .........................................16
5.5.4.12 TPM1 ............................................................... 16
5.5.4.13 Voltage regulator ............................................. 16
5.5.4.14 Temperature sensor ........................................ 16
5.5.4.15 Temperature restart .........................................16
5.5.5
RFM module in STOP modes ......................... 16
5.5.5.1
RF output .........................................................16
5.5.6
P-cell in STOP modes .....................................16
5.5.7
Optional g-cell in STOP modes ....................... 16
6
Memory ...............................................................17
6.1
MCU memory map .......................................... 17
6.2
Reset and interrupt vectors ............................. 18
6.3
MCU register addresses and bit
assignments .....................................................18
6.4
High address registers .....................................22
6.5
MCU parameter registers ................................ 23
6.6
MCU RAM ....................................................... 23
6.7
FLASH ............................................................. 24
6.7.1
Features ...........................................................24
6.7.2
Program and erase times ................................ 24
6.7.3
Program and erase command execution ......... 25
6.7.4
Burst program execution ................................. 25
6.7.5
Access errors ...................................................27
6.7.6
FLASH block protection ...................................28
6.7.7
Vector redirection .............................................29
6.8
Security ............................................................29
6.9
FLASH registers and control bits .....................30
6.9.1
FLASH clock divider register (FCDIV) ............. 31
6.9.2
FLASH options register (FOPT and NVOPT) ... 32
6.9.3
FLASH configuration register (FCNFG) ........... 33
6.9.4
FLASH protection register (FPROT and
NVPROT) .........................................................33
6.9.5
FLASH status register (FSTAT) .......................34
6.9.6
FLASH command register (FCMD) ..................35
7
Reset, interrupts and system configuration ....35
7.1
Features ...........................................................35
7.2
MCU reset ....................................................... 35
7.3
Computer Operating Properly (COP)
Watchdog .........................................................36
7.4
SIM test register (SIMTST) ..............................37
7.5
Interrupts ..........................................................38
7.5.1
Interrupt stack frame ........................................39
7.5.2
Vector summary .............................................. 39
7.6
Low-Voltage Detect (LVD) System .................. 41
7.6.1
Power-on reset operation ................................ 41
7.6.2
LVD reset operation ........................................ 41
7.6.3
LVD interrupt operation ................................... 42
7.6.4
Low-Voltage Warning (LVW) ........................... 42
7.7
System clock control ........................................42
7.8
Keyboard interrupts ......................................... 42
7.9
Real-time interrupt ........................................... 42
7.10
Temperature sensor and restart system .......... 44
7.11
Reset, interrupt and system control registers
and bits ............................................................44
7.11.1
System Reset Status Register (SRS) .............. 44
7.11.2
System Options Register 1 (SIMOPT1) ........... 46
7.11.3
System Operation Register 2 (SIMOPT2) ........47
7.11.4
System Power Management Status and
Control 1 Register (SPMSC1) ......................... 47
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from