
http://www.icpdas.com
應用程式函式庫
v2.0
185
When independent 2-pulse type is engaged, + direction pulses are
output through the output signal
nPP/PLS,
and
−
direction pulses through nPM/DIR.
When 1-pulse 1-direction type is engaged, + and
−
directions pulses
are output through the output signal
nPP/PLS, and nPM/DIR is for direction signals.
[Note] Please refer to Chapter 13.2 and 13.3 for the output timing
of pulse signal (nPLS) and direction
signal (nDIR) when 1-pulse 1-direction type is engaged.
D7 PLS-L Setting logical level of driving pulses 0: positive logical level, 1:
negative logical level
D8 DIR-L
Setting logical level of the direction (nPM/DIR) output signal for
1-pulse mode DIR-L
D8
(DIR-L) + direction
−
direction
0
Low
Hi
1
Hi
Low
D9 PINMD Setting the type of encoder input signals (nECA/PPIN and
nECB/PMIN)
0: quadrature pulse input type 1: Up / Down pulse input type
Real position counter will count up or down when encoder input signal is
triggered. When quadrature pulse input type is engaged, the “count up” will
happen if the positive logical level pulses are input to phase A; the “count
down” will happen if the positive logical level pulses are input to phase B.
So, it will count up and down when these 2 signals go up (
↑
) and down (
↓
).
When Up / Down pulse input type is engaged, nECA/PPIN is for “ count up”
input, and nECB/PMIN is for “count down” input. So, it will count up when
the positive pulses go up (
↑
).
D11,10 PIND1,0 The division setting for quadrature encoder input.
D11 D10 Division
0
0
1/1
0
1
1/2
1
0
1/4