Vicruns VD520 Series, Руководство пользователя

Страница: 137 / 212

VD520 Series Inverter User Manual Parameter Description
- 133 -
31
Accumulative
power-on time
reached
When frequency inverter accumulative power-on time more than
the setting time of Fb-35, output ON signal.
32
Timing reached
outpu When timing function selection (Fb-36) is valid, afrer inverter
running time reach to set timing time, output ON signal.
33
PLC circulation
output When simple PLC operation to finished a cycle, output a pulse
signal whit 250ms width.
34 Frequency limit
When set frequency exceed frequency upper limit or frequency
lower limit, and the inverter output frequency reaches frequency
upper limit or frequency lower limit, output ON signal.
35 Torque limit
Inverter in speed control mode, when output torque reaches the
torque limit value, the inverter in the stall protection state, output
ON signal at the same time time.
36 Reverse running When frequency inverter in reverse running, output ON signal.
37 AI1 input limit
When the value of analog input AI1 is more than Fb-41 (AI1 input
protection upper limit) or less than Fb-40 (AI1 input protection
lower limit), output ON signal.
38 AI1>AI2
When the value of analog input AI1 is more than the input value of
AI2, output ON signal.
39
Communication
setting
Please refer to the communication protocol.
41
Timing braking
(power on braking)
Please refer to the instruction of function code Fb-48, Fb-49.
42
Inverter in running
(jog no output) Said the inverter is in running state, have the output frequency
(can be zero), except jog, then output ON signal.
F6-06
DO Output Terminal
Effective State Selection
Unit’s digit: HDO1
0: Positive logic
1: Oppositive logic
Ten’s digit: RELAY1, same as above
Hundred’s digit: RELAY 2, same as
above
Thousand’s digit: DO1, same as above
Ten thousand’s digit: reserved
0x00000
○
Define HDO1 (digital output), relay 1, relay 2 and DO1 output logic.
0: Positive logic, digital output terminal and the corresponding piplic end connected to valid state,
disconnect as invalid state;
1: Anti-logic, digital output terminal and the corresponding public end connected as the invalid state,
disconnect for valid state.
F6-07 HDO1 Closing Delay 0.0s~3600.0s 0.0s
○
F6-08 T1 Closing Delay 0.0s~3600.0s 0.0s
○