![Savch S900 Series Скачать руководство пользователя страница 68](http://html.mh-extra.com/html/savch/s900-series/s900-series_user-manual_1203760068.webp)
65
(
8
,
O, 1:parameter 9-04=4 or 8
)
Start
bit
0
1
2
3
4
5
6
7
Odd
parit
y
Stop
bit
8-data bits
11-bits character frame
Communications data structure
Communications data frame form:
ASC
Ⅱ
Mode:
STX
Starting characters(3AH)
ADR1
Communications address:
8-bit address consists of 2 ASC
Ⅱ
codes.
ADR0
CMD1
Command code
8-bit address consists of 2 ASC
Ⅱ
codes.
CMD2
DATA(n-1)
Data:
N ×8-bit data consists of 2n ASC
Ⅱ
codes.
N≤25, 50 ASC
Ⅱ
codes at most.
……
DATA 0
LRC CHK 1
Longitudinal Redundancy Check
8-bit LRC consists of 2 ASC
Ⅱ
codes.
LRC CHK 0
END 1
END character:
END1=CR(0DH); END2=LF(0AH)
END 0
RTU Mode
START
Inaction period of exceeding 10ms.
ADR
Communications address: 8-bit address
CMD
Command code: 8-bit command
DATA(n-1)
Data:
N ×8-
bit data, N≤25
……
DATA 0
CRC CHK Low Cyclical Redundancy Check
16-bit CRC consists of two 8-bit characters
CRC CHK High
END
Inaction period of exceeding 10ms.
ADR (Communications address)
Allowable communications address shall range from 0 to 247. Communications address 0 indicates that
communications shall be sent to all inverters. And in this case, inverter shall not response any signal to master
device.
For example: Communications to inverter of which the communications address is 16 (decimal)
ASC
Ⅱ
Mode:(ADR 1,ADR 0)=’1’,’0’=>’1’=31H,’0’=30H
RTU Mode:(ADR)=10H