General Lists
Name
Description
Logics.LE72.Out
Signal: Latched Output (Q)
Logics.LE72.Out inverted
Signal: Negated Latched Output (Q NOT)
Logics.LE72.Gate In1-I
State of the module input: Assignment of the Input Signal
Logics.LE72.Gate In2-I
State of the module input: Assignment of the Input Signal
Logics.LE72.Gate In3-I
State of the module input: Assignment of the Input Signal
Logics.LE72.Gate In4-I
State of the module input: Assignment of the Input Signal
Logics.LE72.Reset Latch-I
State of the module input: Reset Signal for the Latching
Logics.LE73.Gate Out
Signal: Output of the logic gate
Logics.LE73.Timer Out
Signal: Timer Output
Logics.LE73.Out
Signal: Latched Output (Q)
Logics.LE73.Out inverted
Signal: Negated Latched Output (Q NOT)
Logics.LE73.Gate In1-I
State of the module input: Assignment of the Input Signal
Logics.LE73.Gate In2-I
State of the module input: Assignment of the Input Signal
Logics.LE73.Gate In3-I
State of the module input: Assignment of the Input Signal
Logics.LE73.Gate In4-I
State of the module input: Assignment of the Input Signal
Logics.LE73.Reset Latch-I
State of the module input: Reset Signal for the Latching
Logics.LE74.Gate Out
Signal: Output of the logic gate
Logics.LE74.Timer Out
Signal: Timer Output
Logics.LE74.Out
Signal: Latched Output (Q)
Logics.LE74.Out inverted
Signal: Negated Latched Output (Q NOT)
Logics.LE74.Gate In1-I
State of the module input: Assignment of the Input Signal
Logics.LE74.Gate In2-I
State of the module input: Assignment of the Input Signal
Logics.LE74.Gate In3-I
State of the module input: Assignment of the Input Signal
Logics.LE74.Gate In4-I
State of the module input: Assignment of the Input Signal
Logics.LE74.Reset Latch-I
State of the module input: Reset Signal for the Latching
Logics.LE75.Gate Out
Signal: Output of the logic gate
Logics.LE75.Timer Out
Signal: Timer Output
Logics.LE75.Out
Signal: Latched Output (Q)
Logics.LE75.Out inverted
Signal: Negated Latched Output (Q NOT)
Logics.LE75.Gate In1-I
State of the module input: Assignment of the Input Signal
Logics.LE75.Gate In2-I
State of the module input: Assignment of the Input Signal
Logics.LE75.Gate In3-I
State of the module input: Assignment of the Input Signal
Logics.LE75.Gate In4-I
State of the module input: Assignment of the Input Signal
Logics.LE75.Reset Latch-I
State of the module input: Reset Signal for the Latching
Logics.LE76.Gate Out
Signal: Output of the logic gate
Logics.LE76.Timer Out
Signal: Timer Output
Logics.LE76.Out
Signal: Latched Output (Q)
Logics.LE76.Out inverted
Signal: Negated Latched Output (Q NOT)
Logics.LE76.Gate In1-I
State of the module input: Assignment of the Input Signal
Logics.LE76.Gate In2-I
State of the module input: Assignment of the Input Signal
629
MRU4
DOK-HB-MRU4-2E