NXP Semiconductors freescale semiconductor MC13211, Reference Manual

Page: 110 / 372

Modem SPI Register Descriptions
MC1321x Reference Manual, Rev. 1.6
5-10 Freescale Semiconductor
5.9 Control_A - Register 06
The Control_A Register 06 is one of several registers that provide control fields for the MC1321x.
Register 06
0x06
BIT 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
tx_st
rm
rx_strm
cca_mask
tx_sen
t_
ma
sk
rx_rcvd_m
ask
tmr_trig_en
cca_type[1:0]
xcvr
_seq
TYPE r/w r/w r/w r/w r/w r/w r/w r/w
RESET
0 1 0 0 0 0 0 0 0 0 0 1 0 0 0 0
0x4010
Table 5-8. Register 06 Description
Name Description Operation
Bits 15-13,
6,3,2 Reserved Leave default
Bit 12 tx_strm — The Transmit Stream Mode bit enables Transmit
Streaming Data Transfer Mode
1 = Real-time streaming of TX data to transceiver
via SPI bus and IRQ on word-by-word basis.
0 = TX Packet Mode with data preloaded in TX
RAM
Bit 11 rx_strm — The receive Stream Mode bit enables Receive
Streaming Data Transfer Mode
1 = Real-time streaming of RX data from
transceiver via SPI bus and IRQ on word-by-word
basis.
0 = RX Packet Mode with data preloaded in RX
RAM
Bit 10 cca_mask — The CCA interrupt mask bit controls the
cca_irq interrupt on the IRQ pin.
1 = Allows the cca_irq to generate an interrupt on
the IRQ pin.
0 = When icca_irq status bit is set, IRQ pin is not
asserted.
Bit 9 tx_sent_mask — The transmit sent mask bit controls the
tx_sent_irq interrupt on the IRQ pin.
1 = Allows the tx_sent_irq to generate an interrupt
on the IRQ pin.
0 = When tx_sent_irq status bit is set, IRQ pin is
not asserted.
Bit 8 rx_rcvd_mask — The packet received interrupt mask bit
controls the rx_rcvd_irq interrupt on the IRQ pin.
1 = Allows rx_rcvd_irq to generate an interrupt on
the IRQ pin.
0 = When rx_rcvd_irq status bit is set, IRQ pin is
not asserted.
Bit 7 tmr_trig_en — The timer trigger enable bit determines
whether transceiver operation is initiated via Timer
Comparator 2 or manually.
1 = The selected transceiver operation is initiated
via Timer Comparator 2, or TC2_Prime.
0 = The selected transceiver operation is initiated
manually via the RXTXEN pin and by SPI
programming.