![IXYS zilog Z51F6412 Manual Download Page 5](http://html1.mh-extra.com/html/ixys/zilog-z51f6412/zilog-z51f6412_manual_2098946005.webp)
Z51F6412
Product Specification
PS030302-0212
P R E L I M I N A R Y
2
10.9 Interrupt Service Routine Address .............................................................................................................. 49
10.10 Saving/Restore General-Purpose Registers .............................................................................................. 49
10.11 Interrupt Timing ........................................................................................................................................ 50
10.12 Interrupt Register Overview ..................................................................................................................... 51
10.13 Interrupt Register Description .................................................................................................................. 52
11. Peripheral Hardware .......................................................................................................................................... 58
11.1 Clock Generator .......................................................................................................................................... 58
11.2 BIT ............................................................................................................................................................... 62
11.3 WDT ............................................................................................................................................................ 64
11.4 WT ............................................................................................................................................................... 67
11.5 Timer/PWM ................................................................................................................................................ 70
11.6 Buzzer Driver .............................................................................................................................................. 92
11.7 USART ........................................................................................................................................................ 94
11.8 SPI ............................................................................................................................................................. 112
11.9 I
2
C .............................................................................................................................................................. 117
11.10 12-Bit A/D Converter.............................................................................................................................. 134
11.11 CALCULATOR_AI ................................................................................................................................ 140
12. Power Down Operation .................................................................................................................................... 145
12.1 Overview ................................................................................................................................................... 145
12.2 Peripheral Operation in IDLE/STOP Mode ............................................................................................. 145
12.3 IDLE mode ................................................................................................................................................ 146
12.4 STOP mode ............................................................................................................................................... 147
12.5 Release Operation of STOP1, 2 Mode ..................................................................................................... 148
13. RESET .............................................................................................................................................................. 150
13.1 Overview ................................................................................................................................................... 150
13.2 Reset source ............................................................................................................................................... 150
13.3 Block Diagram .......................................................................................................................................... 150
13.4 RESET Noise Canceller ............................................................................................................................ 151
13.5 Power ON RESET ..................................................................................................................................... 151
13.6 External RESETB Input ............................................................................................................................ 154
13.7 Brown Out Detector Processor ................................................................................................................. 155
14. On-chip Debug System .................................................................................................................................... 158
14.1 Overview ................................................................................................................................................... 158
14.2 Two-pin external interface ........................................................................................................................ 159
15. Memory Programming ..................................................................................................................................... 163
15.1 Overview ................................................................................................................................................... 163
15.2 Flash Control and status register ............................................................................................................... 163
15.3 Memory map ............................................................................................................................................. 167
15.4 Serial In-System Program Mode............................................................................................................... 169
15.5 Parallel Mode ............................................................................................................................................ 174
15.6 Mode entrance method of ISP and byte-parallel mode ............................................................................ 177
15.7 Security ...................................................................................................................................................... 178
16. Configure option .............................................................................................................................................. 179
16.1 Configure option Control Register ........................................................................................................... 179
17. APPENDIX ...................................................................................................................................................... 180