![IXYS zilog Z51F6412 Manual Download Page 39](http://html1.mh-extra.com/html/ixys/zilog-z51f6412/zilog-z51f6412_manual_2098946039.webp)
Z51F6412
Product Specification
PS030302-0212
P R E L I M I N A R Y
36
7
6
5
4
3
2
1
0
DPH1
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Initial value : 00H
DPH1
Data Pointer High 1 Byte
PSW (Program Status Word) : D0H
7
6
5
4
3
2
1
0
CY
AC
F0
RS1
RS0
OV
F1
P
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Initial value : 00H
CY
Carry Flag
AC
Auxiliary Carry Flag
F0
General Purpose User-Definable Flag
RS1
Register Bank Select bit 1
RS0
Register Bank Select bit 0
OV
Overflow Flag
F1
User-Definable Flag
P
Parity Flag. Set/cleared by hardware each instruction cycle to
indicate an odd/even number of ‘1’ bits in the accumulator
EO (Extended Operation Register) : A2H
7
6
5
4
3
2
1
0
-
-
-
TRAP_EN
-
DPSEL.2
DPSEL.1
DPSEL.0
R
R
R
R/W
R
R/W
R/W
R/W
Initial value : 00H
TRAP_EN
Select the instruction
0
Select MOVC @(DPTR++), A
1
Select Software TRAP instruction
DPSEL[2:0]
Select Banked Data Point Register
DPSEL2 DPSEL1 DPSEL0
0 0 0 DPTR0
0 0 1 DPTR1
Reserved -