Intel M50FCP1UR, Manual

Page: 132 / 133

Intel® Server System M50FCP1UR System Integration and Service Guide
132
Appendix H. Glossary
Term Definition
ACPI Advanced Configuration and Power Interface
ASHRAE American Society of Heating, Refrigerating and Air-Conditioning Engineers
BBS BIOS Boot Specification
BMC Baseboard Management Controller
BIOS Basic Input/Output System
CMOS Complementary Metal-oxide-semiconductor
CPU Central Processing Unit
DDR5 Double Data Rate 5th edition
DIMM Dual In-line Memory Module
DPC DIMMs per Channel
FP Front Panel
FRB Fault Resilient Boot
FRU Field Replaceable Unit
GPGPU General Purpose Graphic Processing Unit
GPIO General Purpose Input/Output
GUI Graphical User Interface
I
2
C Inter-integrated Circuit bus
IMC Integrated Memory Controller
iPC Intel Product Code
IPMI Intelligent Platform Management Interface
ISTA International Safe Transit Association
LED Light Emitting Diode
LFM Linear Feet per Minute – Airflow measurement
LPC Low-pin Count
LRDIMM Load Reduced DIMM
LSB Least Significant Bit
MSB Most Significant Bit
MRC Memory Reference Code
MTBF Mean Time Between Failure
NAT Network Address Translation
NIC Network Interface Controller
NMI Non-maskable Interrupt
NTB Non-Transparent Bridge
OCuLink Optical Copper Link
OEM Original Equipment Manufacturer
OCP* Open Compute Project
OR Oct Rank
PCH Peripheral Controller Hub
PCI Peripheral Component Interconnect
PCB Printed Circuit Board
PCIe* Peripheral Component Interconnect Express*
PCI-X Peripheral Component Interconnect Extended
PFC Power Factor Correction
PHM Processor Heat sink Module