Rev. 3.0, 04/02, page 894 of 1064
DMA Transfer End: The following describes the status on termination of a DMA transfer.
Normal termination
DMA transfer ends after the set number of bytes has been transferred. In the case of normal
termination, the DMA end status bit (DMAST) of the PCIDCR and the DMA transfer start
control bit (DMASTART) are cleared, and the DMA transfer termination interrupt status bit
(DMAIS) is set.
If the DMA transfer interrupt mask bit (DMAIM) is set to 1, the DMA transfer termination
interrupt is issued.
Note that the DMAIS bit is set even if the DMAIM bit is set to 0. The DMAIS bit is
maintained until it is cleared. Therefore, the DMAIS bit must be cleared before starting the
next DMA transfer.
Abnormal termination
The DMA transfer may terminate abnormally if an error on the PCI bus is detected during data
transfer or the DMA transfer is forcibly terminated.
Error in data transfer
When an error occurs during DMA transfer, the DMA transfer is forcibly terminated on the
channel in which the error occurred. There is no effect on data transfers on other channels.
Forced termination of DMA transfer
When the PCIDCR and DMASTOP bits for a channel are set, data transfer on that channel
is forcibly terminated. However, when the DMASTOP bit is set, do not write 1 to the
DMASTRT bit. Also, in control bits other than the DMASTOP bit, write the value at the
time of transfer started.
In the case of an abnormal termination, the DMA termination status bit (DMAST) in the
PCIDCR is set when the cause of that abnormal termination (error detection or forced
termination of DMA transfer) occurs. After the data transfer terminates, the DMA transfer start
control bit (DMASTART) is cleared and the DMA transfer termination interrupt status bit
(DMAIS) is set.
If the DMA transfer interrupt mask bit (DMAIM) is set to 1, the DMA transfer termination
interrupt is issued.
In the event of an abnormal termination, the transferred data is not guaranteed.
Figure 22.6 shows an example of DMA transfer flowchart.
Summary of Contents for SH7751
Page 39: ...Rev 3 0 04 02 page xxxviii of xxxviii ...
Page 89: ...Rev 3 0 04 02 page 50 of 1064 ...
Page 157: ...Rev 3 0 04 02 page 118 of 1064 ...
Page 193: ...Rev 3 0 04 02 page 154 of 1064 ...
Page 225: ...Rev 3 0 04 02 page 186 of 1064 ...
Page 253: ...Rev 3 0 04 02 page 214 of 1064 ...
Page 301: ...Rev 3 0 04 02 page 262 of 1064 ...
Page 343: ...Rev 3 0 04 02 page 304 of 1064 ...
Page 607: ...Rev 3 0 04 02 page 568 of 1064 ...
Page 671: ...Rev 3 0 04 02 page 632 of 1064 ...
Page 745: ...Rev 3 0 04 02 page 706 of 1064 ...
Page 767: ...Rev 3 0 04 02 page 728 of 1064 ...
Page 1061: ...Rev 3 0 04 02 page 1022 of 1064 NMI tNMIL tNMIH Figure 23 69 NMI Input Timing ...
Page 1069: ...Rev 3 0 04 02 page 1030 of 1064 ...
Page 1103: ...Rev 3 0 04 02 page 1064 of 1064 ...