Rev. 3.0, 04/02, page 244 of 1064
FRQCR:
STBCR:
STBCR2:
Frequency control register
Standby control register
Standby control register 2
Oscillator circuit
PLL circuit 1
Frequency
divider 2
Crystal
oscillator
CPU clock (Iø)
cycle Icyc
Peripheral module
clock (Pø) cycle
Pcyc
Bus clock (Bø)
cycle Bcyc
CPG control unit
Clock frequency
control circuit
Standby control
circuit
Bus interface
Internal bus
XTAL
EXTAL
MD8
CKIO
MD2
MD1
MD0
FRQCR
STBCR2
×
1
×
1/2
×
1/3
×
1/4
×
1/6
×
1/8
×
6
×
12
PLL circuit 2
×
1
STBCR
Figure 10.1(2) Block Diagram of CPG (SH7751R)
Summary of Contents for SH7751
Page 39: ...Rev 3 0 04 02 page xxxviii of xxxviii ...
Page 89: ...Rev 3 0 04 02 page 50 of 1064 ...
Page 157: ...Rev 3 0 04 02 page 118 of 1064 ...
Page 193: ...Rev 3 0 04 02 page 154 of 1064 ...
Page 225: ...Rev 3 0 04 02 page 186 of 1064 ...
Page 253: ...Rev 3 0 04 02 page 214 of 1064 ...
Page 301: ...Rev 3 0 04 02 page 262 of 1064 ...
Page 343: ...Rev 3 0 04 02 page 304 of 1064 ...
Page 607: ...Rev 3 0 04 02 page 568 of 1064 ...
Page 671: ...Rev 3 0 04 02 page 632 of 1064 ...
Page 745: ...Rev 3 0 04 02 page 706 of 1064 ...
Page 767: ...Rev 3 0 04 02 page 728 of 1064 ...
Page 1061: ...Rev 3 0 04 02 page 1022 of 1064 NMI tNMIL tNMIH Figure 23 69 NMI Input Timing ...
Page 1069: ...Rev 3 0 04 02 page 1030 of 1064 ...
Page 1103: ...Rev 3 0 04 02 page 1064 of 1064 ...