Rev. 3.0, 04/02, page 191 of 1064
19. LDC.L to SR: 4 issue cycles
I
D
EX
MA
S
D
D
D
SX
SX
SX
20. STC from DBR/GBR/Rp_BANK/SR/SSR/SPC/VBR: 2 issue cycles
I
D
SX
NA
S
D
SX
NA
S
21. STC.L from SGR: 3 issue cycles
I
D
SX
NA
S
D
SX
NA
S
D
SX
NA
S
22. STC.L from DBR/GBR/Rp_BANK/SR/SSR/SPC/VBR: 2 issue cycles
I
D
SX
NA
S
D
SX
MA
S
23. STC.L from SGR: 3 issue cycles
I
D
SX
NA
S
D
SX
NA
S
D
SX
MA
S
24. LDS to PR, JSR, BSRF: 2 issue cycles
I
D
EX
NA
S
D
SX
SX
25. LDS.L to PR: 2 issue cycles
I
D
EX
MA
S
D
SX
SX
26. STS from PR: 2 issue cycles
I
D
SX
NA
S
D
SX
NA
S
27. STS.L from PR: 2 issue cycles
I
D
SX
NA
S
D
SX
MA
S
28. CLRMAC, LDS to MACH/L: 1 issue cycle
I
D
EX
NA
S
F1
F1
F2
FS
29. LDS.L to MACH/L: 1 issue cycle
I
D
EX
MA
S
F1
F1
F2
FS
30. STS from MACH/L: 1 issue cycle
I
D
EX
NA
S
Figure 8.2 Instruction Execution Patterns (cont)
Summary of Contents for SH7751
Page 39: ...Rev 3 0 04 02 page xxxviii of xxxviii ...
Page 89: ...Rev 3 0 04 02 page 50 of 1064 ...
Page 157: ...Rev 3 0 04 02 page 118 of 1064 ...
Page 193: ...Rev 3 0 04 02 page 154 of 1064 ...
Page 225: ...Rev 3 0 04 02 page 186 of 1064 ...
Page 253: ...Rev 3 0 04 02 page 214 of 1064 ...
Page 301: ...Rev 3 0 04 02 page 262 of 1064 ...
Page 343: ...Rev 3 0 04 02 page 304 of 1064 ...
Page 607: ...Rev 3 0 04 02 page 568 of 1064 ...
Page 671: ...Rev 3 0 04 02 page 632 of 1064 ...
Page 745: ...Rev 3 0 04 02 page 706 of 1064 ...
Page 767: ...Rev 3 0 04 02 page 728 of 1064 ...
Page 1061: ...Rev 3 0 04 02 page 1022 of 1064 NMI tNMIL tNMIH Figure 23 69 NMI Input Timing ...
Page 1069: ...Rev 3 0 04 02 page 1030 of 1064 ...
Page 1103: ...Rev 3 0 04 02 page 1064 of 1064 ...