Rev. 3.0, 04/02, page 875 of 1064
The port control register (PCIPCTR) selects whether to enable or disable port function allocation
for pins for unwanted PCI bus arbitration when the PCIC is used in non-host mode. It also
specifies the swithing ON/OFF of pin pull-up resistances and between input and output. This 32-
bit read/write register can be accessed from the PP bus.
The PCIPCTR register is initialized to H'00000000 at a power-on reset. It is not initialized at a
software reset.
When the PCIC is operating as host, the port function cannot be used if the arbitration function is
enabled.
Bits 31 to 19—Reserved: These bits always return 0 when read. Always write 0 to these bits
when writing.
Bit 18—Port 2 Enable (PORT2EN): Provides the enable control for the port 2.
Bit 18: PORT2EN
Description
0
Do not use pins
or
as ports
(Initial value)
1
Use pins
or
as ports
Bit 17—Port 1 Enable (PORT1EN): Provides the enable control for the port 1.
Bit 17: PORT1EN
Description
0
Do not use pins
or
as ports
(Initial value)
1
Use pins
or
as ports
Bit 16—Port 0 Enable (PORT0EN): Provides the enable control for the port 0.
Bit 16: PORT0EN
Description
0
Do not use pins
or
as ports
(Initial value)
1
Use pins
or
as ports
Bits 15 to 6—Reserved: These bits always return 0 when read. Always write 0 to these bits when
writing.
Bit 5—Port 2 Pull-up Resistance Control (PB2PUP): Controls pull-up resistance when
pin is used as port.
Bit 5: PB2PUP
Description
0
Pull-up
pin
(Initial value)
1
Do not pull-up
pin
Summary of Contents for SH7751
Page 39: ...Rev 3 0 04 02 page xxxviii of xxxviii ...
Page 89: ...Rev 3 0 04 02 page 50 of 1064 ...
Page 157: ...Rev 3 0 04 02 page 118 of 1064 ...
Page 193: ...Rev 3 0 04 02 page 154 of 1064 ...
Page 225: ...Rev 3 0 04 02 page 186 of 1064 ...
Page 253: ...Rev 3 0 04 02 page 214 of 1064 ...
Page 301: ...Rev 3 0 04 02 page 262 of 1064 ...
Page 343: ...Rev 3 0 04 02 page 304 of 1064 ...
Page 607: ...Rev 3 0 04 02 page 568 of 1064 ...
Page 671: ...Rev 3 0 04 02 page 632 of 1064 ...
Page 745: ...Rev 3 0 04 02 page 706 of 1064 ...
Page 767: ...Rev 3 0 04 02 page 728 of 1064 ...
Page 1061: ...Rev 3 0 04 02 page 1022 of 1064 NMI tNMIL tNMIH Figure 23 69 NMI Input Timing ...
Page 1069: ...Rev 3 0 04 02 page 1030 of 1064 ...
Page 1103: ...Rev 3 0 04 02 page 1064 of 1064 ...