Rev. 3.0, 04/02, page 794 of 1064
Table 21.3
Structure of Boundary Scan Register (cont)
No.
Pin name
Type
119
/DQM3
OUT
118
/DQM2
CTL
117
/DQM2
OUT
116
A17
CTL
115
A17
OUT
114
A16
CTL
113
A16
OUT
112
A15
CTL
111
A15
OUT
110
A14
CTL
109
A14
OUT
108
A13
CTL
107
A13
OUT
106
A12
CTL
105
A12
OUT
104
A11
CTL
103
A11
OUT
102
A10
CTL
101
A10
OUT
100
A9
CTL
99
A9
OUT
98
A8
CTL
97
A8
OUT
96
A7
CTL
95
A7
OUT
94
A6
CTL
93
A6
OUT
92
A5
CTL
91
A5
OUT
90
A4
CTL
Note:
CTL is a low-active signal. The relevant pin is driven to the OUT state when CTL is set
LOW.
Summary of Contents for SH7751
Page 39: ...Rev 3 0 04 02 page xxxviii of xxxviii ...
Page 89: ...Rev 3 0 04 02 page 50 of 1064 ...
Page 157: ...Rev 3 0 04 02 page 118 of 1064 ...
Page 193: ...Rev 3 0 04 02 page 154 of 1064 ...
Page 225: ...Rev 3 0 04 02 page 186 of 1064 ...
Page 253: ...Rev 3 0 04 02 page 214 of 1064 ...
Page 301: ...Rev 3 0 04 02 page 262 of 1064 ...
Page 343: ...Rev 3 0 04 02 page 304 of 1064 ...
Page 607: ...Rev 3 0 04 02 page 568 of 1064 ...
Page 671: ...Rev 3 0 04 02 page 632 of 1064 ...
Page 745: ...Rev 3 0 04 02 page 706 of 1064 ...
Page 767: ...Rev 3 0 04 02 page 728 of 1064 ...
Page 1061: ...Rev 3 0 04 02 page 1022 of 1064 NMI tNMIL tNMIH Figure 23 69 NMI Input Timing ...
Page 1069: ...Rev 3 0 04 02 page 1030 of 1064 ...
Page 1103: ...Rev 3 0 04 02 page 1064 of 1064 ...