Rev. 3.0, 04/02, page 877 of 1064
22.2.40
Port Data Register (PCIPDTR)
Bit:
31
30
29
. . .
11
10
9
8
—
—
—
. . .
—
—
—
—
Initial value:
0
0
0
. . .
0
0
0
0
PCI-R/W:
—
—
—
. . .
—
—
—
—
PP Bus-R/W:
R
R
R
. . .
R
R
R
R
Bit:
7
6
5
4
3
2
1
0
—
—
PB5DT
PB4DT
PB3DT
PB2DT
PB1DT
PB0DT
Initial value:
0
0
0
0
0
0
0
0
PCI-R/W:
—
—
—
—
—
—
—
—
PP Bus-R/W:
R
R
R/W
R/W
R/W
R/W
R/W
R/W
The port data register (PCIPDTR) inputs and outputs the port data when allocation of the port
function to the unwanted PCI bus arbitration pins is enabled when the PCIC is operating in non-
host mode. This 32-bit read/write register can be accessed from the PP bus.
The PCIPDTR register is intialized to H'00000000 at a power-on reset. It is not initialized at a
software reset.
Data is output in sync with the local bus clock. Input data is fetched at the rising edge of the local
bus clock.
Bits 31 to 6—Reserved: These bits always return 0 when read. Always write 0 to these bits when
writing.
Bit 5—Port 2 Output Data (PB5DT): Output data when
pin is used as port.
(
pin is output-only.)
Bit 4—Port 2 Input/Output Data (PB4DT): Receives input data and sets output data when the
pin is used as a port.
Bit 3—Port 1 Output Data (PB3DT): Output data when
pin is used as port.
(
pin is output-only.)
Bit 2—Port 1 Input/Output Data (PB2DT): Receives input data and sets output data when the
pin is used as a port.
Bit 1—Port 0 Output Data (PB1DT): Output data when
pin is used as port.
(
pin is output-only.)
Summary of Contents for SH7751
Page 39: ...Rev 3 0 04 02 page xxxviii of xxxviii ...
Page 89: ...Rev 3 0 04 02 page 50 of 1064 ...
Page 157: ...Rev 3 0 04 02 page 118 of 1064 ...
Page 193: ...Rev 3 0 04 02 page 154 of 1064 ...
Page 225: ...Rev 3 0 04 02 page 186 of 1064 ...
Page 253: ...Rev 3 0 04 02 page 214 of 1064 ...
Page 301: ...Rev 3 0 04 02 page 262 of 1064 ...
Page 343: ...Rev 3 0 04 02 page 304 of 1064 ...
Page 607: ...Rev 3 0 04 02 page 568 of 1064 ...
Page 671: ...Rev 3 0 04 02 page 632 of 1064 ...
Page 745: ...Rev 3 0 04 02 page 706 of 1064 ...
Page 767: ...Rev 3 0 04 02 page 728 of 1064 ...
Page 1061: ...Rev 3 0 04 02 page 1022 of 1064 NMI tNMIL tNMIH Figure 23 69 NMI Input Timing ...
Page 1069: ...Rev 3 0 04 02 page 1030 of 1064 ...
Page 1103: ...Rev 3 0 04 02 page 1064 of 1064 ...