Rev. 3.0, 04/02, page 2 of 1064
Table 1.1
SH7751 Series Features
Item
Features
LSI
Operating frequency: 240 MHz*
1
/200 MHz*
1
/167 MHz*
2
/133 MHz*
2
Performance:
430 MIPS (240 MHz), 360 MIPS (200 MHz)
300 MIPS (167 MHz), 240 MIPS (133 MHz)
1.2 GFLOPS (167 MHz), 0.93 GFLOPS (133 MHz)
1.7 GFLOPS (240 MHz), 1.4 GFLOPS (200 MHz)
Superscalar architecture: Parallel execution of two instructions
Packages: 256-pin QFP, 256-pin BGA
External buses (SH buses)
Separate 26-bit address and 32-bit data buses
External bus frequency of 1, 1/2, 1/3, 1/4, 1/6, or 1/8 times internal
bus frequency
External bus (PCI bus):
32-bit address/data multiplexing
Selection of internal clock or external PCI-dedicated clock
Summary of Contents for SH7751
Page 39: ...Rev 3 0 04 02 page xxxviii of xxxviii ...
Page 89: ...Rev 3 0 04 02 page 50 of 1064 ...
Page 157: ...Rev 3 0 04 02 page 118 of 1064 ...
Page 193: ...Rev 3 0 04 02 page 154 of 1064 ...
Page 225: ...Rev 3 0 04 02 page 186 of 1064 ...
Page 253: ...Rev 3 0 04 02 page 214 of 1064 ...
Page 301: ...Rev 3 0 04 02 page 262 of 1064 ...
Page 343: ...Rev 3 0 04 02 page 304 of 1064 ...
Page 607: ...Rev 3 0 04 02 page 568 of 1064 ...
Page 671: ...Rev 3 0 04 02 page 632 of 1064 ...
Page 745: ...Rev 3 0 04 02 page 706 of 1064 ...
Page 767: ...Rev 3 0 04 02 page 728 of 1064 ...
Page 1061: ...Rev 3 0 04 02 page 1022 of 1064 NMI tNMIL tNMIH Figure 23 69 NMI Input Timing ...
Page 1069: ...Rev 3 0 04 02 page 1030 of 1064 ...
Page 1103: ...Rev 3 0 04 02 page 1064 of 1064 ...