COPYRIGHT © 2002 CANON INC. CANON CLC1100/1130/1150/1160/1180 REV.1 JAN. 2000 PRINTED IN JAPAN (IMPRIME AU JAPON)
9-15
CHAPTER 9 EXTERNALS / AUXILIARY MECHANISMS
Figure 9-601
Figure 9-602
Decoder X
Decoder Y
Amplifi-
cation
Peak
hold
A/D
conversion
Vn-1
Vn
Vn+1
Editor controller PCB
CPU
Output (to copier)
: line interval
L= (n-1)
n+1
Vn+1
n
X
1……n-1
Vn-1
Detection
Applies pulses to electrode wire
(1, …, n-1, n, n+1).
Voltage is maximum Vn at nth
electrode wire.
Vn-(Vn-1)
Vn-(Vn+1)
Computes x from data table.
Obtains L x mm.
+: between n and n+1.
-: between n and n-1.
: line interval.
L : (n-1)
Summary of Contents for CLC 1130
Page 8: ......
Page 24: ......
Page 26: ......
Page 33: ......
Page 55: ......
Page 101: ......
Page 103: ......
Page 121: ......
Page 141: ......
Page 143: ......
Page 159: ......
Page 239: ......
Page 247: ......
Page 255: ......
Page 261: ......
Page 263: ......
Page 369: ......
Page 397: ......
Page 399: ......
Page 451: ......
Page 453: ......
Page 493: ......
Page 495: ......
Page 549: ......
Page 556: ......
Page 563: ......
Page 586: ......
Page 670: ......
Page 674: ......
Page 683: ......
Page 698: ......
Page 704: ......
Page 711: ......
Page 785: ......
Page 799: ......
Page 829: ......
Page 945: ......
Page 957: ......
Page 959: ......
Page 963: ......