Renesas H8SX/1650, Руководство по оборудованию

Страница: 592 / 692

Section 18 Power-Down States
Rev.2.00 Jun. 28, 2007 Page 570 of 666
REJ09B0311-0200
•
MSTPCRA
Bit Bit Name
Initial
Value R/W Module
15 ACSE 0 R/W All-Module-Clock-Stop Mode Enable
Enables/disables all-module-clock-stop mode to reduce
current consumption by stopping the bus controller and
I/O ports operations when the CPU executes the SLEEP
instruction after the module stop state has been set for all
the on-chip peripheral modules controlled by MSTPCR.
0: All-module-clock-stop mode disabled
1: All-module-clock-stop mode enabled
14
13
MSTPA14
MSTPA13
0
0
R/W
R/W
Reserved
These bits are always read as 0. The write value should
always be 0.
12 MSTPA12 0 R/W Data transfer controller (DTC)
11
10
MSTPA11
MSTPA10
1
1
R/W
R/W
Reserved
These bits are always read as 1. The write value should
always be 1.
9 MSTPA9 1 R/W 8-bit timer (TMR_3 and TMR_2)
8 MSTPA8 1 R/W 8-bit timer (TMR_1 and TMR_0)
7
6
MSTPA7
MSTPA6
1
1
R/W
R/W
Reserved
These bits are always read as 1. The write value should
always be 1.
5 MSTPA5 1 R/W D/A converter (channels 1 and 0)
4 MSTPA4 1 R/W Reserved
This bit is always read as 1. The write value should
always be 1.
3 MSTPA3 1 R/W A/D converter (unit 0)
2
1
MSTPA2
MSTPA1
1
1
R/W
R/W
Reserved
These bits are always read as 1. The write value should
always be 1.
0 MSTPA0 1 R/W 16-bit timer pulse unit (TPU channels 5 to 0)