APPENDIX D REVISION HISTORY
685
User's Manual U15195EJ5V0UD
(2/2)
Page Description
p. 337
Addition of
9.3.4 (6) (a) Caution for PWM output change timing
p. 410
Addition of
Remark
to
Figure 10-2 Asynchronous Serial Interface 0 Block Diagram
p. 414
Deletion of a part of description and addition of
Caution
to
10.2.3 (2) Asynchronous serial interface status
register 0 (ASIS0)
p. 438
Addition of description to
10.2.6 (5) Transfer rate during continuous transmission
p. 438
Addition of description to
10.2.7 Cautions (2)
p. 459
Modification of
Figure 10-20 Asynchronous Serial Interface Reception Completion Interrupt Timing
p. 583
Addition of
Caution
to
12.5.2 (1) Timer 10 noise elimination time selection register (NRC10)
p. 584
Addition of
Caution
to
12.5.2 (2) Timer 3 noise elimination time selection register (NRC3)
p. 586
Addition of
Caution
to
12.5.3 (1) Timer 2 input filter mode registers 0 to 5 (FEM0 to FEM5)
p. 611
Addition of
15.6 Programming Method
p. 614
Addition of
15.7 Flash Memory Programming by Self-Programming
p. 635
Addition of
15.8 How to Distinguish Flash Memory and Mask ROM Versions
p. 663
Addition of
(3)
and
(4)
to
Table 18-1 Surface Mounting Type Soldering Conditions
p. 626 in
previous
edition
Deletion of
APPENDIX A NOTES
Содержание PD703114
Страница 2: ...2 User s Manual U15195EJ5V0UD MEMO ...
