NEC PD703114, Руководство пользователя

Страница: 507 / 692

CHAPTER 10 SERIAL INTERFACE FUNCTION
User’s Manual U15195EJ5V0UD
507
10.4.5 Output pins
(1) SCKn pin
When the CSIn operation is disabled (CSICAEn bit of CSIMn register = 0), the SCKn pin output status is as
follows (n = 0, 1).
Table 10-9. SCKn Pin Output Status
CKP CKS2 CKS1 CKS0 SCKn Pin Output
0 Don’t care Don’t care Don’t care Fixed to high level
1 1 1 Fixed to high level 1
Other than above Fixed to low level
Remarks 1. n = 0, 1
2. When any of the CKP and CKS2 to CKS0 bits of the CSICn register is overwritten, the SCKn
pin output changes.
(2) SOn pin
When the CSIn operation is disabled (CSICAEn bit of CSIMn register = 0), the SOn pin output status is as
follows (n = 0, 1).
Table 10-10. SOn Pin Output Status
TRMDn DAP AUTO CCL DIRn SOn Pin Output
0 Don’t care Don’t care Don’t care Don’t care Fixed to low level
0 Don’t care Don’t care Don’t care SO latch value (low level)
0 SOTB7 value 0
1 SOTB0 value
0 SOTB15 value
0
1
1 SOTB0 value
0 SOTBF7 value 0
1 SOTBF0 value
0 SOTBF15 value
1
1
1
1
1 SOTBF0 value
Remarks 1. n = 0, 1
2. When any of the TRMDn, CCL, DIRn, and AUTO bits of the CSIMn register or DAP bit of the
CSICn register is overwritten, the SOn pin output changes.
3. SOTBm: Bit m of SOTBn register (m = 0, 7, 15)
4. SOTBFm: Bit m of SOTBFn register (m = 0, 7, 15)