EMR-5000
IM02602012E
Name
Description
Logic.LE66.Gate In3-I
State of the module input: Assignment of the Input Signal
Logic.LE66.Gate In4-I
State of the module input: Assignment of the Input Signal
Logic.LE66.Reset Latch-I
State of the module input: Reset Signal for the Latching
Logic.LE67.Gate Out
Signal: Output of the logic gate
Logic.LE67.Timer Out
Signal: Timer Output
Logic.LE67.Out
Signal: Latched Output (Q)
Logic.LE67.Out inverted
Signal: Negated Latched Output (Q NOT)
Logic.LE67.Gate In1-I
State of the module input: Assignment of the Input Signal
Logic.LE67.Gate In2-I
State of the module input: Assignment of the Input Signal
Logic.LE67.Gate In3-I
State of the module input: Assignment of the Input Signal
Logic.LE67.Gate In4-I
State of the module input: Assignment of the Input Signal
Logic.LE67.Reset Latch-I
State of the module input: Reset Signal for the Latching
Logic.LE68.Gate Out
Signal: Output of the logic gate
Logic.LE68.Timer Out
Signal: Timer Output
Logic.LE68.Out
Signal: Latched Output (Q)
Logic.LE68.Out inverted
Signal: Negated Latched Output (Q NOT)
Logic.LE68.Gate In1-I
State of the module input: Assignment of the Input Signal
Logic.LE68.Gate In2-I
State of the module input: Assignment of the Input Signal
Logic.LE68.Gate In3-I
State of the module input: Assignment of the Input Signal
Logic.LE68.Gate In4-I
State of the module input: Assignment of the Input Signal
Logic.LE68.Reset Latch-I
State of the module input: Reset Signal for the Latching
Logic.LE69.Gate Out
Signal: Output of the logic gate
Logic.LE69.Timer Out
Signal: Timer Output
Logic.LE69.Out
Signal: Latched Output (Q)
Logic.LE69.Out inverted
Signal: Negated Latched Output (Q NOT)
Logic.LE69.Gate In1-I
State of the module input: Assignment of the Input Signal
Logic.LE69.Gate In2-I
State of the module input: Assignment of the Input Signal
Logic.LE69.Gate In3-I
State of the module input: Assignment of the Input Signal
Logic.LE69.Gate In4-I
State of the module input: Assignment of the Input Signal
Logic.LE69.Reset Latch-I
State of the module input: Reset Signal for the Latching
Logic.LE70.Gate Out
Signal: Output of the logic gate
Logic.LE70.Timer Out
Signal: Timer Output
Logic.LE70.Out
Signal: Latched Output (Q)
Logic.LE70.Out inverted
Signal: Negated Latched Output (Q NOT)
Logic.LE70.Gate In1-I
State of the module input: Assignment of the Input Signal
Logic.LE70.Gate In2-I
State of the module input: Assignment of the Input Signal
Logic.LE70.Gate In3-I
State of the module input: Assignment of the Input Signal
www.eaton.com
1052
Содержание EMR-5000
Страница 62: ...EMR 5000 IM02602012E Ethernet RJ45 Terminal Marking www eaton com 62 1 8 TxD TxD RxD N C N C RxD N C N C...
Страница 271: ...EMR 5000 IM02602012E Fault Recorder Module Signals Signal Description Res record Signal Delete Record www eaton com 271...
Страница 524: ...EMR 5000 IM02602012E Motor Protection Curves Motor Protection Curve Example 1 www eaton com 524...
Страница 525: ...EMR 5000 IM02602012E Motor Protection Curve Example 2 without RTDs www eaton com 525...
Страница 526: ...EMR 5000 IM02602012E Motor Protection Curve Example 3 with RTDs www eaton com 526...
Страница 930: ...EMR 5000 IM02602012E Real Time Clock Running Reserve of the Real Time Clock 1 year min www eaton com 930...
