Terasic De0-Nano, User Manual

Page: 33 / 155

33
4
4
.
.
7
7
O
O
v
v
e
e
r
r
a
a
l
l
l
l
S
S
t
t
r
r
u
u
c
c
t
t
u
u
r
r
e
e
o
o
f
f
t
t
h
h
e
e
D
D
E
E
0
0
-
-
N
N
a
a
n
n
o
o
C
C
o
o
n
n
t
t
r
r
o
o
l
l
P
P
a
a
n
n
e
e
l
l
The DE0-Nano Control Panel is based on a Nios II SOPC system instantiated in the Cyclone IV E
FPGA with software running on the on-chip memory. The software part is implemented in C code;
the hardware part is implemented in Verilog HDL code with SOPC builder. The source code is not
available on the DE0-Nano System CD.
To run the Control Panel, users should make the configuration according to Section 4.1. Figure 4-8
depicts the structure of the Control Panel. Each input/output device is controlled by the Nios II
Processor instantiated in the FPGA chip. The communication with the PC is done via the USB
Blaster link. The Nios II interprets the commands sent from the PC and performs the corresponding
actions.
Figure 4-8 The block diagram of the DE0-Nano Control Panel