![Renesas 89HPES24T3G2ZBAL User Manual Download Page 122](http://html1.mh-extra.com/html/renesas/89hpes24t3g2zbal/89hpes24t3g2zbal_user-manual_1440928122.webp)
IDT Configuration Registers
PES24T3G2 User Manual
8 - 40
February 22, 2012
Notes
ECFGDATA - Extended Configuration Space Access Data (0x0FC)
Advanced Error Reporting (AER) Enhanced Capability
AERCAP - AER Capabilities (0x100)
AERUES - AER Uncorrectable Error Status (0x104)
Bit
Field
Field
Name
Type
Default
Value
Description
31:0
DATA
RW
0x0
Configuration Data. A read from this field will return the configu-
ration space register value pointed to by the ECFGADDR regis-
ter. A write to this field will update the contents of the
configuration space register pointed to by the ECFGADDR regis-
ter with the value written. For both reads and writes, the byte
enables correspond to those used to access this field.
When the ECFGADDR register points to the ECFGDATA regis-
ter, then reads from ECFGDATA return zero and writes are
ignored. When the ECFGADDR register points to itself, writes to
the ECFGDATA register modify the contents of the ECFGADDR
register.
SMBus reads of this field return a value of zero and SMBus
writes have no effect.
Bit
Field
Field
Name
Type
Default
Value
Description
15:0
CAPID
RO
0x1
Capability ID. The value of 0x1 indicates an advanced error
reporting capability structure.
19:16
CAPVER
RO
0x1
Capability Version. The value of 0x1. indicates compatibility
with version 1 of the specification.
31:20
NXTPTR
RWL
0x200
Next Pointer.
Bit
Field
Field
Name
Type
Default
Value
Description
0
UDEF
RW1C
0x0
Sticky
Undefined. This bit is no longer used in this version of the speci-
ficiation.
3:1
Reserved
RO
0x0
Reserved field.
4
DLPERR
RW1C
0x0
Sticky
Data Link Protocol Error Status. This bit is set when a data link
layer protocol error is detected.
5
SDOENERR
RW1C
0x0
Sticky
Surprise Down Error Status. This bit is set when a surprise
down error is detected and the SDERR bit in the PCIELCAP reg-
ister is set.
11:6
Reserved
RO
0x0
Reserved field.
12
POISONED
RW1C
0x0
Sticky
Poisoned TLP Status. This bit is set when a poisoned TLP is
detected.
13
FCPERR
RW1C
0x0
Sticky
Flow Control Protocol Error Status. This bit is set when a flow
control protocol error is detected.
Summary of Contents for 89HPES24T3G2ZBAL
Page 8: ...IDT PES24T3G2 User Manual 6 February 22 2012 Notes...
Page 12: ...IDT Table of Contents PES24T3G2 User Manual iv February 22 2012 Notes...
Page 14: ...IDT List of Tables PES24T3G2 User Manual vi February 22 2012 Notes...
Page 16: ...IDT List of Figures PES24T3G2 User Manual viii February 22 2012 Notes...
Page 20: ...IDT Register List PES24T3G2 User Manual xii February 22 2012 Notes...
Page 32: ...IDT PES24T3G2 Device Overview PES24T3G2 User Manual 1 12 February 22 2012 Notes...
Page 72: ...IDT SMBus Interfaces PES24T3G2 User Manual 5 20 February 22 2012 Notes...
Page 76: ...IDT Power Management PES24T3G2 User Manual 6 4 February 22 2012 Notes...
Page 156: ...IDT Configuration Registers PES24T3G2 User Manual 8 74 February 22 2012 Notes...