
CHAPTER 13 REAL-TIME OUTPUT FUNCTION (RTO)
322
13.2 Configuration
RTO consists of the following hardware.
Table 13-1. Configuration of RTO
Item
Configuration
Register
Real-time output buffer register (RTBL, RTBH)
Control register
Real-time output port mode register (RTPM)
Real-time output port control register (RTPC)
(1) Real-time output buffer registers (RTBL, RTBH)
RTBL and RTBH are 4-bit registers that hold output data in advance.
These registers are mapped to independent addresses in the special function register (SFR) area as shown in
Figure 13-2.
If an operation mode of 4 bits
×
2 channels is specified, data can be independently set to RTBL and RTBH. The
data of both the registers can be read all at once by specifying the address of either of the registers.
If an operation mode of 8 bits
×
1 channel is specified, 8-bit data can be set to both RTBL and RTBH by writing
the data to either of the registers. The data of both the registers can be read all at once by specifying the
address of either of the registers.
Figure 13-2 shows the configuration of RTBL and RTBH, and Table 13-2 shows the operation to be performed
when RTBL and RTBH are manipulated.
Figure 13-2. Configuration of Real-Time Output Buffer Registers
High-order 4 bits
Low-order 4 bits
RTBL
RTBH
Summary of Contents for V850/SA1 mPD703015
Page 2: ...2 MEMO ...
Page 100: ...100 MEMO ...
Page 144: ...144 MEMO ...
Page 200: ...200 MEMO ...
Page 328: ...328 MEMO ...
Page 356: ...356 MEMO ...
Page 358: ...358 MEMO ...
Page 368: ...368 MEMO ...
Page 374: ...374 MEMO ...
Page 382: ...382 MEMO ...