NEC 78014Y Series, User Manual

Page: 336 / 547

www.DataSheet4U.com
CHAPTER 16 SERIAL INTERFACE CHANNEL 0 (
µ
PD78014Y Subseries)
336
R/W WAT1 WAT0 Wait and Interrupt Control
0 0 Generates interrupt service request at rising edge of 8th SCK0 clock cycle. (Keeping clock output
in high impedance)
0 1 Setting prohibited
1 0 Used in I
2
C bus mode (8-clock wait)
Generates interrupt service request at rising edge of 8th SCL clock cycle. (In the case of master
device, makes SCL output low to enter wait state after output. In the case of slave device, makes
SCL output low to request wait pulses are input.)
1 1 Used in I
2
C bus mode. (9-clock wait)
Generates interrupt service request at rising edge of 9th SCL clock cycle. (In the case of master
device, makes SCL output low to enter wait state after output. In the case of slave device, makes
SCL output low to request waits pulses are input.)
R/W WREL Wait State Cancellation Control
0 Wait state has been cancelled.
1 Cancels wait state. Automatically cleared to 0 when the state is cancelled.
(Used to cancel wait state by means of WAT0 and WAT1.)
R/W CLC Clock Level Control
Note 2
0 Used in I
2
C bus mode.
Make output level of SCL pin low unless serial transfer is being performed.
1 Used in I
2
C bus mode.
Make SCL pin enter high-impedance state unless serial transfer is being performed (except for clock line
which is kept high)
Use to enable master device to generate start condition and stop condition signal.
Symbol 7 <6> <5> <4> <3> <2> 1 0 Address When Reset R/W
SINT 0 CLD SIC SVAM CLC WREL WAT1 WAT0 FF63H 00H R/W Note 1
Figure 16-8. Interrupt Timing Specification Register Format (1/2)
Notes 1. Bit 6 (CLD) is a Read-Only bit.
2. When not using the I
2
C bus mode, set CLC to 0.