Rev. 3.0, 03/01, page 208 of 390
14.2.20
AC97 RX FIFO Interrupt Enable Register (ARIER)
ARIER, a 32-bit Write only register, is used to enable or disable AC97 RX Interrupt. Bits 31-23are
reserved. The other bits are initialized to 0 at reset. ARIER is not initialized in standby mode.
Bit
31
30
29
28
27
26
25
24
Bit Name
-
-
-
-
-
-
-
-
Initial Value
-
-
-
-
-
-
-
-
R/W
-
-
-
-
-
-
-
-
Bit
23
22
21
20
19
18
17
16
Bit Name
-
STARYIE STDRYIE PLRFRQI
E
PRRFRQI
E
L1RFRQI
E
MICRFR
QIE
L2RFRQI
E
Initial Value
-
0
0
0
0
0
0
0
R/W
-
W
W
W
W
W
W
W
Bit
15
14
13
12
11
10
9
8
Bit Name
HTRFRQI
E
IOCSRFR
QIE
PLRFOVI
E
PRRFOVI
E
L1RFOVI
E
MICRFO
VIE
L2RFOVI
E
HTRFOVI
E
Initial Value
0
0
0
0
0
0
0
0
R/W
W
W
W
W
W
W
W
W
Bit
7
6
5
4
3
2
1
0
Bit Name
IOCSRF
OVIE
PLRFUNI
E
PRRFUNI
E
L1RFUNI
E
MICRFU
NIE
L2RFUNI
E
HTRFUNI
E
IOCSRFU
NIE
Initial Value
0
0
0
0
0
0
0
0
R/W
W
W
W
W
W
W
W
W
Bit
Description
Default
31 - 23
Reserved
-
22
Status Address Ready Interrupt Enable (STARYIE):
When this bit is set to 1, Status Address Ready Interrupt is enabled.
Otherwise, Status Address Ready Interrupt is disabled.
0
21
Status Data Ready Interrupt Enable (STDRYIE):
When this bit is set to 1, Status Data Ready Interrupt is enabled.
Otherwise, Status Data Ready Interrupt is disabled.
0
Содержание HD64465
Страница 25: ...Rev 3 0 03 01 page 6 of 390 ...
Страница 59: ...Rev 3 0 03 01 page 40 of 390 ...
Страница 97: ...Rev 3 0 03 01 page 78 of 390 ...
Страница 147: ...Rev 3 0 03 01 page 128 of 390 ...
Страница 199: ...Rev 3 0 03 01 page 180 of 390 ...
Страница 247: ...Rev 3 0 03 01 page 228 of 390 ...
Страница 385: ...Rev 3 0 03 01 page 366 of 390 ...
Страница 389: ...Rev 3 0 03 01 page 370 of 390 ...
Страница 409: ...Rev 3 0 03 01 page 390 of 390 ...