
ULTRAFLOW 150 GAS FLOW AND TEMPERATURE MONITOR
5.2.3.1 Configuration Devices
The Flow Mother Board FPGA is SRAM-based; therefore its internal memory is
volatile. Consequently, it must be configured each time power is cycled. This is
done automatically with an IC known as a Configuration Device. The
Configuration Device U5 is a flash memory that contains additional circuitry to
control the serial loading of configuration data into the FPGA. The configuration
data in U5 programs the gates and registers inside the FPGA to accomplish the
board’s design functions. It is important to realize this configuration is not the
same as the monitor’s calibration configuration, i.e. parameters such as Geometry
Properties, Calibration Properties, etc., which are usually entered by menu
selections via the Enhanced Remote Panel software.
The FPGA performs digital filtering on the incoming received signals. Since each
transducer type has a different center frequency, a different Configuration Device
is required to properly filter each one. There are three different types of
Configuration Devices, one for each type of transducer. See Table 5-1.
Table 5-1
Configuration Device U5 versus Transducer Type
TRANSDUCER TYPE
REQUIRED CONFIGURATION DEVICE U5
ES
Labeled as X.50
LR003
Labeled as X.20
LR004 through LR007
Labeled as X.14
(where X is number that changes based on the firmware version of U5)
In the Enhanced Remote, the System Properties, Intrinsic Properties parameter
Transducer Type can be selected via menu control. This selection must match the
Configuration Device U5 or the monitor will not function. A Filter Mismatch
fault will be generated if the Transducer Type selection does not match
Configuration Device U5.
5.2.3.2 Transducer Drive Waveforms
The FPGA produces a digitized version of the ultrasonic tone burst wave packet
required to drive the transducers. The FPGA sends a digital representation of the
wave packet to the “B” half of a dual DAC where it is converted to an analog
signal and steered to the appropriate preamp by the transmit select signals of the
FPGA. Since this waveform is digitally created, it does not require tuning and is
virtually free of temperature drift. Figures 5-3A and 5-3B are examples of typical
waveforms for two different transducer types used in different applications.
Consult the Site Specification Data sheet of Appendix A for information on the
transducer configuration of your individual monitor
.
5-4
Summary of Contents for ULTRAFLOW 150
Page 2: ...DOCUMENT NO 1900 0100 01 REV E ...
Page 24: ...ULTRAFLOW 150 GAS FLOW AND TEMPERATURE MONITOR This page intentionally left blank 4 6 ...
Page 75: ...SECTION 7 0 INSTALLATION This page intentionally left blank 7 7 ...
Page 76: ......
Page 85: ...SECTION 8 0 SYSTEM CALIBRATION AND ADJUSTMENT This page intentionally left blank 8 9 ...
Page 86: ......
Page 89: ...APPENDIX A SITE SPECIFICATION DATA SHEETS ...
Page 90: ...ULTRAFLOW 150 GAS FLOW AND TEMPERATURE MONITOR This page intentionally left blank ...
Page 95: ...APPENDIX B MAINTENANCE CHECK SHEETS ...
Page 96: ... This page intentionally left blank ...
Page 101: ...APPENDIX C SPARE PARTS ...
Page 102: ... This page intentionally left blank ...
Page 105: ......
Page 106: ...APPENDIX D DRAWINGS ...
Page 107: ... This page intentionally left blank ...
Page 108: ......
Page 109: ......
Page 110: ......
Page 111: ......
Page 112: ......
Page 113: ......
Page 114: ......
Page 115: ......
Page 116: ......
Page 117: ......
Page 118: ......
Page 119: ......
Page 120: ......
Page 121: ......
Page 122: ......
Page 123: ......
Page 124: ......
Page 125: ......
Page 126: ......
Page 127: ......
Page 128: ......
Page 129: ......
Page 130: ......
Page 131: ......
Page 132: ......
Page 133: ......
Page 134: ......
Page 135: ......
Page 136: ......
Page 137: ......
Page 138: ......
Page 139: ......
Page 140: ......
Page 141: ......
Page 142: ......
Page 143: ......
Page 144: ...APPENDIX E ENHANCED SERIAL PORT COMMUNICATION PROTOCOL ...